Memory cell comprising coupled Josephson junctions
Abstract
Methods and apparatus are disclosed for operating a memory cell formed from the plurality of coupled Josephson junctions. The memory cell is configured such that applying an electrical signal to the junctions can cause at least one, but not all, of the junctions to change their respective phase states. Subsequent writes to the memory cell using substantially the same electrical pulse do not change the phase state of the plurality of junctions. The memory cell can be ready by providing another electrical pulse to one of the junctions and receiving an output electrical pulse generated in response by a different Josephson junction of the memory cell. A set of phase states are selected to represent the logic values that are stable across anticipated operating conditions for the memory cell. Methods of selecting electrical parameters and manufacturing memory cells are further disclosed.
- Inventors:
- Issue Date:
- Research Org.:
- Oak Ridge National Lab. (ORNL), Oak Ridge, TN (United States)
- Sponsoring Org.:
- USDOE
- OSTI Identifier:
- 1600435
- Patent Number(s):
- 10516089
- Application Number:
- 15/726,173
- Assignee:
- UT-Battelle, LLC (Oak Ridge, TN); University of Tennessee Research Foundation (Knoxville, TN)
- Patent Classifications (CPCs):
-
H - ELECTRICITY H01 - BASIC ELECTRIC ELEMENTS H01L - SEMICONDUCTOR DEVICES
G - PHYSICS G01 - MEASURING G01R - MEASURING ELECTRIC VARIABLES
- DOE Contract Number:
- AC05-00OR22725
- Resource Type:
- Patent
- Resource Relation:
- Patent File Date: 10/05/2017
- Country of Publication:
- United States
- Language:
- English
- Subject:
- 97 MATHEMATICS AND COMPUTING
Citation Formats
Braiman, Yehuda, Imam, Neena, and Neschke, Brendan. Memory cell comprising coupled Josephson junctions. United States: N. p., 2019.
Web.
Braiman, Yehuda, Imam, Neena, & Neschke, Brendan. Memory cell comprising coupled Josephson junctions. United States.
Braiman, Yehuda, Imam, Neena, and Neschke, Brendan. Tue .
"Memory cell comprising coupled Josephson junctions". United States. https://www.osti.gov/servlets/purl/1600435.
@article{osti_1600435,
title = {Memory cell comprising coupled Josephson junctions},
author = {Braiman, Yehuda and Imam, Neena and Neschke, Brendan},
abstractNote = {Methods and apparatus are disclosed for operating a memory cell formed from the plurality of coupled Josephson junctions. The memory cell is configured such that applying an electrical signal to the junctions can cause at least one, but not all, of the junctions to change their respective phase states. Subsequent writes to the memory cell using substantially the same electrical pulse do not change the phase state of the plurality of junctions. The memory cell can be ready by providing another electrical pulse to one of the junctions and receiving an output electrical pulse generated in response by a different Josephson junction of the memory cell. A set of phase states are selected to represent the logic values that are stable across anticipated operating conditions for the memory cell. Methods of selecting electrical parameters and manufacturing memory cells are further disclosed.},
doi = {},
journal = {},
number = ,
volume = ,
place = {United States},
year = {2019},
month = {12}
}
Works referenced in this record:
Superconductive gate system
patent, September 2016
- Herr, Anna Y.; Herr, Quentin P.
- US Patent Document 9,455,707
Method and apparatus for controlling qubits with single flux quantum logic
patent, March 2012
- Przybysz, Sr., John; Baumgardner, II, James E.; Pesetski, Aaron A.
- US Patent Document 8,138,784
Josephson junction latch circuit
patent, February 1985
- Josephs, Richard M.; Wang, Tsing-Chow
- US Patent Document 4,501,975