DOE Patents title logo U.S. Department of Energy
Office of Scientific and Technical Information

Title: Method and apparatus for reducing memory access latency

Abstract

Logic such as a memory controller writes primary data from an incoming write request as well as corresponding replicated primary data (which is a copy of the primary data) to one or more different memory banks of random access memory in response to determining a memory access contention condition for the address (including a range of addresses) corresponding to the incoming write request. When the memory bank containing the primary data is busy servicing a write request, such as to another row of memory in the bank, a read request for the primary data is serviced by reading the replicated primary data from the different memory bank of the random access memory to service the incoming read request.

Inventors:
Issue Date:
Research Org.:
Lawrence Livermore National Laboratory (LLNL), Livermore, CA (United States)
Sponsoring Org.:
USDOE
OSTI Identifier:
1600430
Patent Number(s):
10515671
Application Number:
15/272,894
Assignee:
Advanced Micro Devices, Inc. (Santa Clara, CA)
Patent Classifications (CPCs):
G - PHYSICS G11 - INFORMATION STORAGE G11C - STATIC STORES
DOE Contract Number:  
AC52-07NA27344; B608045
Resource Type:
Patent
Resource Relation:
Patent File Date: 09/22/2016
Country of Publication:
United States
Language:
English
Subject:
97 MATHEMATICS AND COMPUTING

Citation Formats

Roberts, David A. Method and apparatus for reducing memory access latency. United States: N. p., 2019. Web.
Roberts, David A. Method and apparatus for reducing memory access latency. United States.
Roberts, David A. Tue . "Method and apparatus for reducing memory access latency". United States. https://www.osti.gov/servlets/purl/1600430.
@article{osti_1600430,
title = {Method and apparatus for reducing memory access latency},
author = {Roberts, David A.},
abstractNote = {Logic such as a memory controller writes primary data from an incoming write request as well as corresponding replicated primary data (which is a copy of the primary data) to one or more different memory banks of random access memory in response to determining a memory access contention condition for the address (including a range of addresses) corresponding to the incoming write request. When the memory bank containing the primary data is busy servicing a write request, such as to another row of memory in the bank, a read request for the primary data is serviced by reading the replicated primary data from the different memory bank of the random access memory to service the incoming read request.},
doi = {},
journal = {},
number = ,
volume = ,
place = {United States},
year = {Tue Dec 24 00:00:00 EST 2019},
month = {Tue Dec 24 00:00:00 EST 2019}
}

Works referenced in this record:

Translation Lookaside Buffer Manipulation
patent-application, July 2007


Backup technique for data stored on multiple storage devices
patent, August 2006


Memory Controller-Independent Memory Mirroring
patent-application, June 2013


Disk Array Apparatus
patent-application, September 2010


Data Synchronization of Multiple Remote Storage
patent-application, July 2003


Fault Tolerant Computer System and a Synchronization Method for the Same
patent-application, July 2006


Memory Controller for Improved Read Port Selection in a Memory Mirrored System
patent-application, August 2010


Remote Data Mirroring
patent-application, April 2004


Draining a Write Queue Based on Information from a Read Queue
patent-application, November 2017


Method and Device for Insuring Consistent Memory Contents in Redundant Memory Units
patent-application, December 2008


Data Synchronization of Multiple Remote Storage After Remote Copy Suspension
patent-application, December 2008


Method of Restoring Data by CDP Utilizing File System Information
patent-application, January 2008


System and method for dynamic clock generation
patent, May 2003


Data Processing System Having a Plurality of Storage Systems
patent-application, June 2005


Remote Copy System
patent-application, July 2008


Cache memory for efficient data logging
patent, April 1999


Disaster Recovery Processing Method and Apparatus and Storage Unit for the Same
patent-application, May 2010


VLSI Processor Architecture
journal, December 1984


System and Method for Providing Configurable Latency and/or Density in Memory Devices
patent-application, December 2010


Apparatus and Method for Interfacing with a High Speed Bi-Directional Network
patent-application, December 2002


System and Method for Managing Mirrored Memory Transactions and Error Recovery
patent-application, August 2006


Wide Color Gamut Display System
patent-application, June 2009


Reducing Read Latency
patent-application, February 2018


Data Synchronization of Multiple Remote storage
patent-application, October 2004


Remote copy system with data integrity
patent, March 2004


Integrated Circuit Design System
patent-application, November 2005


Method and Apparatus for Preloading Translation Buffers
patent-application, May 2007


TLB with resource ID field
patent-application, June 2002


CPU, Information Processing Device Including the CPU, and Controlling Method of CPU
patent-application, May 2004


Data Synchronization of Multiple Remote Storage After Remote Copy Suspension
patent-application, September 2003


Memory Controller and Memory Access Method
patent-application, March 2015


Data Synchronization of Multiple Remote Storage
patent-application, October 2007


Remote Copy System and Remote Copy Method
patent-application, October 2006


Power Saving Operation of an Apparatus with a Cache Memory
patent-application, March 2007


Systems and Methods for Checkpointing
patent-application, February 2007


Storage Remote Copy System
patent-application, February 2006


System and method for dynamic clock generation
patent, December 2007