Circuit arrangement and technique for setting matrix values in three-terminal memory cells
Abstract
A method for programming substantially simultaneously more than one of the three-terminal memory cells that represent the values of a matrix to be multiplied by a vector is disclosed. Programming may be achieved by controlling the gate-drain voltage for more than one cell simultaneously to change each such cell's physical state and hence its effective resistance. Illustratively, the gates of each row of the cells corresponding to the matrix are coupled together and each coupled row is coupled to a respective controllable voltage source while the drains of each column of the cells of the matrix are coupled together and each coupled column is coupled to a respective controllable voltage source. The controllable voltage sources are arranged so that at the intersection of a row and a column, a cell experiences one of three conditions: increase effective resistance, decrease effective resistance, or substantially no change.
- Inventors:
- Issue Date:
- Research Org.:
- Sandia National Lab. (SNL-NM), Albuquerque, NM (United States)
- Sponsoring Org.:
- USDOE National Nuclear Security Administration (NNSA)
- OSTI Identifier:
- 1600330
- Patent Number(s):
- 10489483
- Application Number:
- 16/137,758
- Assignee:
- National Technology & Engineering Solutions of Sandia, LLC (Albuquerque, NM)
- Patent Classifications (CPCs):
-
G - PHYSICS G11 - INFORMATION STORAGE G11C - STATIC STORES
G - PHYSICS G06 - COMPUTING G06N - COMPUTER SYSTEMS BASED ON SPECIFIC COMPUTATIONAL MODELS
- DOE Contract Number:
- NA0003525
- Resource Type:
- Patent
- Resource Relation:
- Patent File Date: 09/21/2018
- Country of Publication:
- United States
- Language:
- English
- Subject:
- 97 MATHEMATICS AND COMPUTING
Citation Formats
Marinella, Matthew, and Agarwal, Sapan. Circuit arrangement and technique for setting matrix values in three-terminal memory cells. United States: N. p., 2019.
Web.
Marinella, Matthew, & Agarwal, Sapan. Circuit arrangement and technique for setting matrix values in three-terminal memory cells. United States.
Marinella, Matthew, and Agarwal, Sapan. Tue .
"Circuit arrangement and technique for setting matrix values in three-terminal memory cells". United States. https://www.osti.gov/servlets/purl/1600330.
@article{osti_1600330,
title = {Circuit arrangement and technique for setting matrix values in three-terminal memory cells},
author = {Marinella, Matthew and Agarwal, Sapan},
abstractNote = {A method for programming substantially simultaneously more than one of the three-terminal memory cells that represent the values of a matrix to be multiplied by a vector is disclosed. Programming may be achieved by controlling the gate-drain voltage for more than one cell simultaneously to change each such cell's physical state and hence its effective resistance. Illustratively, the gates of each row of the cells corresponding to the matrix are coupled together and each coupled row is coupled to a respective controllable voltage source while the drains of each column of the cells of the matrix are coupled together and each coupled column is coupled to a respective controllable voltage source. The controllable voltage sources are arranged so that at the intersection of a row and a column, a cell experiences one of three conditions: increase effective resistance, decrease effective resistance, or substantially no change.},
doi = {},
journal = {},
number = ,
volume = ,
place = {United States},
year = {2019},
month = {11}
}
Works referenced in this record:
Field effect transistor with controllable resistance
patent, August 2019
- Li, Yulong; Solomon, Paul M.; Koswatta, Siyuranga O.
- US Patent Document 10,374,041
E-cell (equivalent cell) and the basic circuit modules of e-circuits: e-cell pair totem, the basic memory circuit and association extension
patent, May 2002
- Arathorn, David W.
- US Patent Document 6,397,201
Neural network accommodating parallel synaptic weight adjustments in a single cycle
patent, September 1993
- Castro, Hernan A.
- US Patent Document 5,247,206
Compensating for parasitic voltage drops in circuit arrays
patent, August 2018
- Agarwal, Sapan; Marinella, Matthew
- US Patent Document 10,043,855
Floating-gate transistor array for performing weighted sum computation
patent, September 2017
- Fick, Laura E.; Blaauw, David; Sylvester, Dennis
- US Patent Document 9,760,533
Semiconductor storage device
patent, August 2011
- Tanaka, Chika; Kinoshita, Atsuhiro
- US Patent Document 8,001,065
Artificial neuron element with electrically programmable synaptic weight for neural networks
patent, August 1995
- Li, Zhijian; Shi, Bingxue; Wang, Yang
- US Patent Document 5,444,821
Low-voltage, very-low-power conductance mode neuron
patent, February 2000
- Fabbrizio, Vito; Colli, Gianluca; Kramer, Alan
- US Patent Document 6,032,140
Building a topical learning model in a content management system
patent, December 2017
- Chhichhia, Charmy; Le Chevalier, Vincent
- US Patent Document 9,852,132
Differential weight reading of an analog memory element in crosspoint array utilizing current subtraction transistors
patent, August 2019
- Kim, Se Young; Seo, Soon-Cheon; Ok, Injo
- US Patent Document 10,381,074
Matrix circuits
patent, August 2018
- Shafiee Ardestani, Ali; Muralimanohar, Naveen
- US Patent Document 10,055,383
Systems and methods for filtering and computation using tunneling transistors
patent, November 2017
- Sedighi, Behnam; Hu, Xiaobo Sharon; Niemier, Michael T.
- US Patent Document 9,825,132
Mixed-signal circuitry for computing weighted sum computation
patent, April 2019
- Fick, David Alan; Fick, Laura E.; Skrzyniarz, Skylar J.
- US Patent Document 10,255,551
Neural network with multiplexed snyaptic processing
patent, October 1993
- Holler, Mark A.; Tam, Simon M.
- US Patent Document 5,256,911
Charge domain differential conductance synapse cell for neural networks
patent, October 1992
- Castro, Hernan A.
- US Patent Document 5,155,377
Low power differential conductance-based logic gate and method of operation thereof
patent, June 2003
- Beiu, Valeriu
- US Patent Document 6,580,296