Cycle accurate and cycle reproducible memory for an FPGA based hardware accelerator
Abstract
A method, system and computer program product are disclosed for using a Field Programmable Gate Array (FPGA) to simulate operations of a device under test (DUT). The DUT includes a device memory having a number of input ports, and the FPGA is associated with a target memory having a second number of input ports, the second number being less than the first number. In one embodiment, a given set of inputs is applied to the device memory at a frequency Fd and in a defined cycle of time, and the given set of inputs is applied to the target memory at a frequency Ft. Ft is greater than Fd and cycle accuracy is maintained between the device memory and the target memory. In an embodiment, a cycle accurate model of the DUT memory is created by separating the DUT memory interface protocol from the target memory storage array.
- Inventors:
- Issue Date:
- Research Org.:
- International Business Machines Corp., Armonk, NY (United States)
- Sponsoring Org.:
- USDOE
- OSTI Identifier:
- 1600324
- Patent Number(s):
- 10488460
- Application Number:
- 15/041,808
- Assignee:
- International Business Machines Corporation (Armonk, NY)
- Patent Classifications (CPCs):
-
G - PHYSICS G01 - MEASURING G01R - MEASURING ELECTRIC VARIABLES
G - PHYSICS G06 - COMPUTING G06F - ELECTRIC DIGITAL DATA PROCESSING
- DOE Contract Number:
- B554331
- Resource Type:
- Patent
- Resource Relation:
- Patent File Date: 02/11/2016
- Country of Publication:
- United States
- Language:
- English
- Subject:
- 97 MATHEMATICS AND COMPUTING; 42 ENGINEERING
Citation Formats
Asaad, Sameh W., and Kapur, Mohit. Cycle accurate and cycle reproducible memory for an FPGA based hardware accelerator. United States: N. p., 2019.
Web.
Asaad, Sameh W., & Kapur, Mohit. Cycle accurate and cycle reproducible memory for an FPGA based hardware accelerator. United States.
Asaad, Sameh W., and Kapur, Mohit. Tue .
"Cycle accurate and cycle reproducible memory for an FPGA based hardware accelerator". United States. https://www.osti.gov/servlets/purl/1600324.
@article{osti_1600324,
title = {Cycle accurate and cycle reproducible memory for an FPGA based hardware accelerator},
author = {Asaad, Sameh W. and Kapur, Mohit},
abstractNote = {A method, system and computer program product are disclosed for using a Field Programmable Gate Array (FPGA) to simulate operations of a device under test (DUT). The DUT includes a device memory having a number of input ports, and the FPGA is associated with a target memory having a second number of input ports, the second number being less than the first number. In one embodiment, a given set of inputs is applied to the device memory at a frequency Fd and in a defined cycle of time, and the given set of inputs is applied to the target memory at a frequency Ft. Ft is greater than Fd and cycle accuracy is maintained between the device memory and the target memory. In an embodiment, a cycle accurate model of the DUT memory is created by separating the DUT memory interface protocol from the target memory storage array.},
doi = {},
journal = {},
number = ,
volume = ,
place = {United States},
year = {2019},
month = {11}
}
Works referenced in this record:
Processor/memory co-exploration at multiple abstraction levels
patent, August 2010
- Braun, Gunnar; Zorres, Olaf; Nohl, Achim
- US Patent Document 7,788,078
Generating user clocks for a prototyping environment
patent, November 2013
- de Buren, Philip H.; Ganesan, Subramanian; Singh, Jinny
- US Patent Document 8,595,683
Emulation circuit with a hold time algorithm, logic and analyzer and shadow memory
patent, September 2002
- Wang, Ming Yang; Shei, Sweyyan Yan; Carrell, William C.
- US Patent Document 6,446,249
Method and apparatus for unified simulation
patent, January 2006
- Bortfeld, Ulrich
- US Patent Document 6,993,469
Method and apparatus for managing torque inputs to an electro-mechanical transmission
patent, August 2010
- Bajwa, Manpreet Singh
- US Patent Document 7,774,109
Processing system with interspersed stall propagating processors and communication elements
patent, August 2008
- Doerr, Michael B.; Hallidy, William H.; Gibson, David
- US Patent Document 7,415,594
Clock distribution to facilitate gated clocks
patent, November 2011
- Klein, Matthew H.; Swanson, Richard W.; Bauer, Trevor J.
- US Patent Document 8,058,905
Method and apparatus for test generation during circuit design
patent-application, June 2002
- Hollander, Yoav
- US Patent Application 10/073461; 20020073375
Hierarchical, network-based emulation system
patent-application, December 2004
- Wang, Ming Yang; Shei, Sweyyan; Chiu, Vincent
- US Patent Application 10/463057; 20040254779
Partitioning of tasks for execution by a VLIW hardware acceleration system
patent-application, June 2007
- Verheyen, Henry T.; Watt, William
- US Patent Application 11/296007; 20070129924
Method and Apparatus to Debug an Integrated Circuit Chip Via Synchronous Clock Stop and Scan
patent-application, January 2009
- Bellofatto, Ralph E.; Ellavsky, Matthew R.; Gara, Alan G.
- US Patent Application 11/768791; 20090006894
Memory-Based Trigger Generation Scheme in an Emulation Environment
patent-application, September 2010
- Brunot, Gregoire; Selvidge, Charles
- US Patent Application 12/776677; 20100223502
Method and Infrastructure for Cycle-Reproducible Simulation on Large Scale Digital CIrcuits on a Coordinated Set of Field-Programmable Gate Arrays (FPGAs)
patent-application, May 2012
- Assad, Sameh W.; Bellofatto, Ralph E.; Brezzo, Bernard
- US Patent Application 12/941834; 20120117413
Clock generators for generation of in-phase and quadrature clock signals
patent-application, June 2009
- Jeffries, Brad Porcher; Puckett, Bryan Scott
- US Patent Application 12/002430; 20090153212
Testing of an integrated circuit having an embedded processor
patent, September 2007
- Ansari, Ahmad R.; Vashi, Mehul R.; Herron, Nigel G.
- US Patent Document 7,269,805
Apparatus and method for initializing an integrated circuit device and activating a function of the device once an input power supply has reached a threshold voltage
patent, December 2007
- Sun, Chung; Huang, Eddy; Chan, Stephen
- US Patent Document 7,310,760
Simulation Apparatus and Control Method of Simulation
patent-application, March 2009
- Akiba, Takashi; Miura, Takashi
- US Patent Application 11/851058; 20090083682
Apparatus for configurable electronic circuitry and associated methods
patent, March 2014
- Atsatt, Sean R.
- US Patent Document 8,680,886
Method and apparatus for emulation of logic circuits
patent-application, July 2005
- Sakane, Hirofumi; Yakay, Levent; Karna, Vishal
- US Patent Application 10/967814; 20050154577
Behavior processor system and method
patent-application, June 2006
- Tseng, Ping-Sheng; Goel, Yogesh; Hwang, Su-Jen
- US Patent Application 09/918600; 20060117274
Clock Encoded Pre-Fetch to Access Memory Data in Clustering Network Environment
patent-application, June 2009
- Carmichael, Richard
- US Patent Application 11/957027; 20090158005
Communication Scheme Between Programmable Sub-Cores in an Emulation Environment
patent-application, November 2008
- Schmitt, Peer; Diehl, Philippe; Selvidge, Charles
- US Patent Application 12/094401; 20080288236
Apparatus, Method and Circuit for Generating Clock and Apparatus, Method and Program for Verifying Operation
patent-application, December 2007
- Komoto, Shigehisa
- US Patent Application 11/840608; 20070283183
Logic Verification Module Apparatus to Serve as a Hyper Prototype for Debugging an Electronic Design that Exceeds the Capacity of a Single FPGA
patent-application, November 2012
- Chene, Mon-Ren
- US Patent Application 13/161061; 20120290993
Sleep and stall in an in-circuit emulation system
patent, August 2010
- Nemecek, Craig
- US Patent Document 7,774,190
Memory Controller Interface
patent-application, January 2010
- Randell, Jerrold R.; Madter, Richard C.; Werder, Karin Alicia
- US Patent Application 12/559133; 20100005232
Memory Randomization for Protection Against Side Channel Attacks
patent-application, April 2009
- Dolgunov, Boris; Aharonov, Arseniy
- US Patent Application 12/254225; 20090113217
Apparatus and system for implementing variable speed scan testing
patent-application, February 2012
- Chung, Sung Soo
- US Patent Application 12/806594; 20120047412
Time multiplexed programmable logic device
patent, July 1997
- Trimberger, Stephen M.; Carberry, Richard A.; Johnson, Robert Anders
- US Patent Document 5,646,545
Accelerating hardware co-simulation using dynamic replay on first-in-first-out-driven command processor
patent, April 2011
- Chan, Chi Bun; Seng, Shay Ping; Ou, Jingzhao
- US Patent Document 7,930,162
Method for prototyping asynchronous circuits using synchronous devices
patent, April 2003
- Jones, Ian W.
- US Patent Document 6,557,161
Wire Like Link for Cycle Reproducible and Cycle Accurate Hardware Accelerator
patent-application, July 2013
- Asaad, Sameh; Kapur, Mohit; Parker, Benjamin D.
- US Patent Application 13/342128; 20130170525
Method and circuit for rapid alignment of signals
patent-application, June 2008
- Moyal, Nathan; Stiff, Jonathan
- US Patent Application 11/985340; 20080136470
Automatic hidden refresh in a dram and method therefor
patent-application, December 2005
- Pelley, Perry H.
- US Patent Application 10/854298; 20050276142
Control Board For Connection Between FPGA Boards And Test Device Thereof
patent-application, December 2011
- Kvon, Young Cheol; Roe, Sun-il
- US Patent Application 13/097306; 20110304352
Logic verification system
patent-application, April 2004
- Fuji, Motosugu; Tada, Osamu; Morimoto, KAzunobu
- US Patent Application 10/681206; 20040078179
Peak Power Detection in Digital Design Using Emulation Systems
patent-application, October 2009
- Zhu, Bing; Lin, Tsair-Chin; Tung, Tung-sun
- US Patent Application 12/346004; 20090271167
Clock generation system for a prototyping apparatus
patent-application, April 2003
- Pavesi, Marco; Grassi, Maurizio; De Pieri, Fabio
- US Patent Application 10/212120; 20030074637
Media cross conversion interface
patent-application, March 2003
- Loh, Lawrence; Mauget, Nicolas
- US Patent Application 09/964942; 20030061341
Semiconductor device having semiconductor memory circuit to be tested, method of testing semiconductor memory circuit and read circuit for semiconductor memory circuit
patent, February 2001
- Tanabe, Tetsuya; Tanoi, Satoru; Tokunaga, Yasuhiro
- US Patent Document 6,195,771
Cycle Accurate and Cycle Reproducible Memory for an FPGA Based Hardware Accelerator
patent-application, December 2013
- Asaad, Sameth W.; Kapur, Mohit
- US Patent Application 13/435707; 20130262072
Method and System for Design Verification of Electronic Circuits
patent-application, August 2002
- Kim, Mahn Bok
- US Patent Application 09/440089; 20020116168
System and method for providing compact mapping between dissimilar memory systems
patent, March 2012
- Birguer, Alexandre
- US Patent Document 8,145,469
Clock distribution in a circuit emulator
patent-application, June 2005
- Wang, Ming Yang; Shei, Sweyyan; Chiu, Vincent
- US Patent Application 10/735341; 20050131670
Circuit testing with ring-connected test instrument modules
patent-application, June 2003
- Jones, Michael F.; Whyte, Robert; Cullen, Jamie S.
- US Patent Application 10/222191; 20030105607
Memory controller architecture
patent, September 2000
- Higginbottom, Raymond Paul
- US Patent Document 6,118,724
System and method of mapping memory blocks in a configurable integrated circuit
patent, September 2009
- Schmit, Herman Henry; Pugh, Daniel J.; Teig, Steven L.
- US Patent Document 7,587,697
Method of programming a co-verification system
patent-application, January 2006
- Wang, Ming Yang; Chen, Duan-Ping; Shei, Swey Yan
- US Patent Application 11/230999; 20060015313
FPGA Simulated Annealing Accelerator
patent-application, December 2009
- Phillips, Jonathan D.; Dasu, Aravind
- US Patent Application 12/489260; 20090319253
Resource board for emulation system
patent-application, December 2004
- Shei, Sweyyan; Wang, Ming Yang; Chiu, Vincent
- US Patent Application 10/735342; 20040254906
Built-in self-test (BIST) architecture having distributed interpretation and generalized command protocol
patent-application, November 2005
- Averbuj, Roberto Fabian; Hansquine, David W.
- US Patent Application 10/630480; 20050257109
Techniques For Use With Automated Circuit Design and Simulations
patent-application, December 2008
- Maixner, Richard C.; Larouche, Mario; Ng, Chun Kit
- US Patent Application 12/117705; 20080313578