DOE Patents title logo U.S. Department of Energy
Office of Scientific and Technical Information

Title: Dynamic virtualized field-programmable gate array resource control for performance and reliability

Abstract

A method for allocating field-programmable gate array (FPGA) resources includes monitoring a first operating metric for one or more computing devices, identifying a first portion of plurality of macro components of a set of one or more FPGA devices in the one or more computing devices, where the first portion is allocated for implementing one or more user defined functions. The method also includes, in response to a first change in the first operating metric, reallocating the first portion of the macro components for implementing a system function associated with the first operating metric, and generating a first notification indicating the reallocation of the first portion.

Inventors:
;
Issue Date:
Research Org.:
Lawrence Livermore National Laboratory (LLNL), Livermore, CA (United States)
Sponsoring Org.:
USDOE
OSTI Identifier:
1600181
Patent Number(s):
10447273
Application Number:
16/128,014
Assignee:
Advanced Micro Devices, Inc. (Santa Clara, CA)
Patent Classifications (CPCs):
G - PHYSICS G06 - COMPUTING G06F - ELECTRIC DIGITAL DATA PROCESSING
H - ELECTRICITY H03 - BASIC ELECTRONIC CIRCUITRY H03K - PULSE TECHNIQUE
DOE Contract Number:  
AC52-07NA27344; B620717
Resource Type:
Patent
Resource Relation:
Patent File Date: 09/11/2018
Country of Publication:
United States
Language:
English
Subject:
97 MATHEMATICS AND COMPUTING

Citation Formats

Roberts, David A., and Cho, Shenghsun. Dynamic virtualized field-programmable gate array resource control for performance and reliability. United States: N. p., 2019. Web.
Roberts, David A., & Cho, Shenghsun. Dynamic virtualized field-programmable gate array resource control for performance and reliability. United States.
Roberts, David A., and Cho, Shenghsun. Tue . "Dynamic virtualized field-programmable gate array resource control for performance and reliability". United States. https://www.osti.gov/servlets/purl/1600181.
@article{osti_1600181,
title = {Dynamic virtualized field-programmable gate array resource control for performance and reliability},
author = {Roberts, David A. and Cho, Shenghsun},
abstractNote = {A method for allocating field-programmable gate array (FPGA) resources includes monitoring a first operating metric for one or more computing devices, identifying a first portion of plurality of macro components of a set of one or more FPGA devices in the one or more computing devices, where the first portion is allocated for implementing one or more user defined functions. The method also includes, in response to a first change in the first operating metric, reallocating the first portion of the macro components for implementing a system function associated with the first operating metric, and generating a first notification indicating the reallocation of the first portion.},
doi = {},
journal = {},
number = ,
volume = ,
place = {United States},
year = {2019},
month = {10}
}

Works referenced in this record:

Compression and decompression of configuration data using repeated data frames
patent, March 2011


Architecture of field-programmable gate arrays
journal, July 1993


Reprogrammable instruction set accelerator
patent, April 1998


Virtualized Execution Runtime for FPGA Accelerators in the Cloud
journal, January 2017


Run-time support for heterogeneous multitasking on reconfigurable SoCs
journal, October 2004


FPGA and CPLD architectures: a tutorial
journal, July 1996


Controlling Fair Bandwidth Allocation Efficiently
patent-application, July 2016


Method and Apparatus for Providing Context Switching of Logic in an Integrated Circuit
patent-application, May 2007


3D integrated circuits using thick metal for backside connections and offset bumps
patent, August 2008


System and Method for Performing Primitive Tasks Using Specialized Processors
patent-application, October 2016


Die-Stacked Memory Device with Reconfigurable Logic
patent-application, June 2015


Reconfigurable Cloud Computing
patent-application, November 2013


Partial Dynamic Reconfiguration in a Multi-FPGA Clustered Architecture Based on Linux
conference, March 2007


Hierarchical Staging Areas for Scheduling Threads for Execution
patent-application, April 2015


An Enhanced Relocation Manager to Speedup Core Allocation in FPGA-based Reconfigurable Systems
conference, May 2012

  • Santambrogio, M. D.; Cancare, F.; Cattaneo, R.
  • 2012 26th IEEE International Parallel and Distributed Processing Symposium Workshops (IPDPSW), 2012 IEEE 26th International Parallel and Distributed Processing Symposium Workshops & PhD Forum
  • https://doi.org/10.1109/IPDPSW.2012.41

System and Method for Computations Utilizing Optimized Earth Model Representations
patent-application, October 2012


Virtual FPGA management and optimization system
patent, December 2018


Configuration Data Feeding Device
patent-application, March 2010


Redundancy structures and methods in a programmable logic device
patent, February 2007


Efficient Integrated Circuits Configuration Data Management
patent-application, March 2017