Dynamic virtualized field-programmable gate array resource control for performance and reliability
Abstract
A method for allocating field-programmable gate array (FPGA) resources includes monitoring a first operating metric for one or more computing devices, identifying a first portion of plurality of macro components of a set of one or more FPGA devices in the one or more computing devices, where the first portion is allocated for implementing one or more user defined functions. The method also includes, in response to a first change in the first operating metric, reallocating the first portion of the macro components for implementing a system function associated with the first operating metric, and generating a first notification indicating the reallocation of the first portion.
- Inventors:
- Issue Date:
- Research Org.:
- Lawrence Livermore National Lab. (LLNL), Livermore, CA (United States)
- Sponsoring Org.:
- USDOE
- OSTI Identifier:
- 1600181
- Patent Number(s):
- 10447273
- Application Number:
- 16/128,014
- Assignee:
- Advanced Micro Devices, Inc. (Santa Clara, CA)
- Patent Classifications (CPCs):
-
G - PHYSICS G06 - COMPUTING G06F - ELECTRIC DIGITAL DATA PROCESSING
H - ELECTRICITY H03 - BASIC ELECTRONIC CIRCUITRY H03K - PULSE TECHNIQUE
- DOE Contract Number:
- AC52-07NA27344; B620717
- Resource Type:
- Patent
- Resource Relation:
- Patent File Date: 09/11/2018
- Country of Publication:
- United States
- Language:
- English
- Subject:
- 97 MATHEMATICS AND COMPUTING
Citation Formats
Roberts, David A., and Cho, Shenghsun. Dynamic virtualized field-programmable gate array resource control for performance and reliability. United States: N. p., 2019.
Web.
Roberts, David A., & Cho, Shenghsun. Dynamic virtualized field-programmable gate array resource control for performance and reliability. United States.
Roberts, David A., and Cho, Shenghsun. Tue .
"Dynamic virtualized field-programmable gate array resource control for performance and reliability". United States. https://www.osti.gov/servlets/purl/1600181.
@article{osti_1600181,
title = {Dynamic virtualized field-programmable gate array resource control for performance and reliability},
author = {Roberts, David A. and Cho, Shenghsun},
abstractNote = {A method for allocating field-programmable gate array (FPGA) resources includes monitoring a first operating metric for one or more computing devices, identifying a first portion of plurality of macro components of a set of one or more FPGA devices in the one or more computing devices, where the first portion is allocated for implementing one or more user defined functions. The method also includes, in response to a first change in the first operating metric, reallocating the first portion of the macro components for implementing a system function associated with the first operating metric, and generating a first notification indicating the reallocation of the first portion.},
doi = {},
journal = {},
number = ,
volume = ,
place = {United States},
year = {2019},
month = {10}
}
Works referenced in this record:
Virtual FPGA management and optimization system
patent, December 2018
- Roberts, David A.; Kegel, Andrew G.; Mednick, Elliot H.
- US Patent Document 10,164,639
Rapidly reconfigurable FPGA having a multiple region architecture with reconfiguration caches useable as data RAM
patent, July 2000
- New, Bernard J.; Johnson, Robert Anders; Wittig, Ralph D.
- US Patent Document 6,091,263
Method and apparatus for controlling a processor in a data processing system
patent, July 2007
- Ryser, Peter
- US Patent Document 7,243,221
3D integrated circuits using thick metal for backside connections and offset bumps
patent, August 2008
- Ramanathan, Shriram; Kim, Sarah E.; Morrow, Patrick R.
- US Patent Document 7,410,884
Methods and systems for assigning non-continual jobs to candidate processing nodes in a stream-oriented computer system
patent, June 2013
- Bansal, Nikhil; Hildrum, Kirsten; Rajan, Deepak
- US Patent Document 8,458,720
Network interface unit including a microcontroller having multiple configurable logic blocks, with a test/program bus for performing a plurality of selected functions
patent, May 2001
- Freitag, Jr., William W.
- US Patent Document 6,237,054
Compression and decompression of configuration data using repeated data frames
patent, March 2011
- Cheng, Chan-Chi Jason; Kow, San-Ta; Wu, Ann
- US Patent Document 7,902,865
Reprogrammable instruction set accelerator
patent, April 1998
- Trimberger, Stephen M.
- US Patent Document 5,737,631
Redundancy structures and methods in a programmable logic device
patent, February 2007
- Chan, Michael; Leventis, Paul Mark; Lewis, David
- US Patent Document 7,180,324
Emulating power domains in an integrated circuit using partial reconfiguration
patent, January 2015
- Konduru, Samskrut J.
- US Patent Document 8,928,351