DOE Patents title logo U.S. Department of Energy
Office of Scientific and Technical Information

Title: Low energy consumption mantissa multiplication for floating point multiply-add operations

Abstract

A floating point multiply-add unit having inputs coupled to receive a floating point multiplier data element, a floating point multiplicand data element, and a floating point addend data element. The multiply-add unit including a mantissa multiplier to multiply a mantissa of the multiplier data element and a mantissa of the multiplicand data element to calculate a mantissa product. The mantissa multiplier including a most significant bit portion to calculate most significant bits of the mantissa product, and a least significant bit portion to calculate least significant bits of the mantissa product. The mantissa multiplier has a plurality of different possible sizes of the least significant bit portion. Energy consumption reduction logic to selectively reduce energy consumption of the least significant bit portion, but not the most significant bit portion, to cause the least significant bit portion to not calculate the least significant bits of the mantissa product.

Inventors:
; ; ;
Issue Date:
Research Org.:
Intel Corp., Santa Clara, CA (United States)
Sponsoring Org.:
USDOE
OSTI Identifier:
1576396
Patent Number(s):
10402168
Application Number:
15/283,295
Assignee:
Intel Corporation (Santa Clara, CA)
Patent Classifications (CPCs):
G - PHYSICS G06 - COMPUTING G06F - ELECTRIC DIGITAL DATA PROCESSING
Y - NEW / CROSS SECTIONAL TECHNOLOGIES Y02 - TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE Y02D - CLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THIR OWN ENERGY USE
DOE Contract Number:  
7216501
Resource Type:
Patent
Resource Relation:
Patent File Date: 2016 Oct 01
Country of Publication:
United States
Language:
English

Citation Formats

Hasenplaugh, William C., Fleming, Jr., Kermin E., Fossum, Tryggve, and Steely, Jr., Simon C. Low energy consumption mantissa multiplication for floating point multiply-add operations. United States: N. p., 2019. Web.
Hasenplaugh, William C., Fleming, Jr., Kermin E., Fossum, Tryggve, & Steely, Jr., Simon C. Low energy consumption mantissa multiplication for floating point multiply-add operations. United States.
Hasenplaugh, William C., Fleming, Jr., Kermin E., Fossum, Tryggve, and Steely, Jr., Simon C. Tue . "Low energy consumption mantissa multiplication for floating point multiply-add operations". United States. https://www.osti.gov/servlets/purl/1576396.
@article{osti_1576396,
title = {Low energy consumption mantissa multiplication for floating point multiply-add operations},
author = {Hasenplaugh, William C. and Fleming, Jr., Kermin E. and Fossum, Tryggve and Steely, Jr., Simon C.},
abstractNote = {A floating point multiply-add unit having inputs coupled to receive a floating point multiplier data element, a floating point multiplicand data element, and a floating point addend data element. The multiply-add unit including a mantissa multiplier to multiply a mantissa of the multiplier data element and a mantissa of the multiplicand data element to calculate a mantissa product. The mantissa multiplier including a most significant bit portion to calculate most significant bits of the mantissa product, and a least significant bit portion to calculate least significant bits of the mantissa product. The mantissa multiplier has a plurality of different possible sizes of the least significant bit portion. Energy consumption reduction logic to selectively reduce energy consumption of the least significant bit portion, but not the most significant bit portion, to cause the least significant bit portion to not calculate the least significant bits of the mantissa product.},
doi = {},
journal = {},
number = ,
volume = ,
place = {United States},
year = {2019},
month = {9}
}

Works referenced in this record:

Data Processing System, Apparatus and Method for Performing Fractional Multiply Operations
patent-application, December 2009


Increasing buffer locality during multiple table access operations
patent, August 2011


Fused Multiply-Add Apparatus and Method
patent-application, May 2012


Intelligent Wide Port Phy Usage
patent-application, September 2017


Automatically Mapping Program Functions to Distributed Heterogeneous Platforms Based on Hardware Attributes and Specified Constraints
patent-application, October 2017


Cache memory allocation method
patent, February 2006


Configurable processor system
patent, April 2004


Variable Precision Floating Point Multiply-Add Circuit
patent-application, July 2014


Runtime Reconfigurable Dataflow Processor
patent-application, November 2012


Apparatus and Method for Configuring Hardware to Operate in Multiple Modes During Runtime
patent-application, March 2018


Integrated circuit device with programmable analog subsystem
patent, October 2016


Distributed Memory Operations
patent-application, March 2015


Multi-slice network processor
patent, February 2009


Electronic Device and Method for Converting Source Code into Machine Code
patent-application, November 2015


Processors, Methods, and Systems for a Configurable Spatial Accelerator with Security Power Reduction, and Performance Features
patent-application, January 2019


Low Latency Massive Parallel Data Processing Device
patent-application, January 2012


Methods for Specifying Processor Architectures for Programmable Integrated Circuits
patent-application, December 2017


Hierarchical Reconfigurable Computer Architecture
patent-application, May 2011


Detecting and reissuing of loop instructions in reorder structure
patent, May 2015


Memory read/write reordering
patent-application, September 2003


Shared bypass bus structure
patent-application, August 2003


Storage apparatus and load distribution method
patent-application, July 2008


S-adenosyl methionine regulation of metabolic pathways and its use in diagnosis and therapy
patent, February 2000


Unidirectional bus architecture for SoC applications
patent-application, February 2004


Variable precision floating point multiply-add circuit
patent, August 2015


Processor architecture
patent-application, April 2005


Scalable architecture for IP block integration
patent, December 2017


Flash-Memory Device with RAID-type Controller
patent-application, December 2011


Modifying Commands
patent-application, July 2010


LOC semiconductor assembled with room temperature adhesive
patent-application, July 2002


Distributed Job Manager Recovery
patent-application, December 2008


Instruction length based cracking for instruction of variable length storage operands
patent, July 2013


Processors, Methods, and Systems with a Configurable Spatial Accelerator Having a Sequencer Dataflow Operator
patent-application, April 2019


Data Conversion Apparatus, Data Conversion Method, and Computer-Readable Recording Medium Storing Program
patent-application, January 2010


Runtime Address Disambiguation in Acceleration Hardware
patent-application, July 2013


DMA-Based Acceleration of Command Push Buffer Between Host and Target Devices
patent-application, December 2011


Dynamic Data Partitioning For Optimal Resource Utilization In A Parallel Data Processing System
patent-application, November 2012


Computer with Hybrid Von-Neumann/Dataflow Execution Architecture
patent-application, February 2017


Data Processing Architectures for Packet Handling
patent-application, April 2011


Processors, Methods, and Systems for a Configurable Spatial Accelerator with Transactional and Replay Features
patent-application, January 2019


Block Floating Point Compression of Signal Data
patent-application, April 2011


Accumulator shadow register systems and methods
patent-application, June 2005


Array-type computer processor
patent-application, August 2005


Processors, Methods, and Systems with a Configurable Spatial Accelerator
patent-application, July 2013


Airsync: Enabling Distributed Multiuser MIMO with Full Multiplexing Gain
patent-application, November 2013


Load/store unit for a processor, and applications thereof
patent-application, April 2008


Dependent Instruction Suppression
patent-application, December 2014


Processor and Memory Control Method
patent-application, May 2009


Hierarchical and distributed information processing architecture for a container security system
patent-application, May 2007


Apparatus and Method for Selectable Hardware Accelerators i a Data Driven Architecture
patent-application, December 2019


Apparatus, Methods, and Systems for Operations in a Configurable Spatial Accelerator
patent-application, February 2019


Bit Remapping Mechanism to Enhance Lossy Compression in Floating-Point Applications
patent-application, August 2016


Tile-Based Processor Architecture Model for High-Efficiency Embedded Homogeneous Multicore Platforms
patent-application, November 2012


Event scheduling for multi-port xDSL transceivers
patent-application, February 2005


Iteration Support in a Heterogeneous Dataflow Engine
patent-application, January 2015


Hardware Acceleration for a Compressed Computation Database
patent-application, April 2016


Distributed Processing Architecture With Scalable Processing Layers
patent-application, December 2009


Fast Recalibration Circuitry for Input/Output (IO) Compensation Finite State Machine Power-Down-Exit
patent-application, March 2015


Hybrid Block-Based Processor and Custom Function Blocks
patent-application, November 2017


Dynamic Runtime Choosing of Processing Communication Methods
patent-application, March 2013


Low power multiplier
patent, April 2004


Operator graph changes in response to dynamic connections in stream computing applications
patent, September 2015


Low power array multiplier
patent, June 2009


Neighbor Determination in Video Decoding
patent-application, April 2014


Method and system for digital signal processing in an adaptive computing engine
patent-application, February 2003


High Availability Memory System
patent-application, August 2010


Data-Driven Integrated Circuit Architecture
patent-application, May 2012


Dynamic reduction of stream backpressure
patent, March 2015


Signal distribution device for load sharing multiprocessor
patent-application, December 2003


Cache usage for concurrent multiple streams
patent-application, February 2004


Instruction Length Based Cracking for Instruction of Variable length Storage Operands
patent-application, August 2011


Dynamic Reduction of Stream Backpressure
patent-application, March 2013


Hierarchical Instruction Scheduler
patent-application, June 2008


Method and apparatus for efficient scalable storage management
patent, February 2007


Method and apparatus for timing information flow in a distributed system
patent-application, June 2016


I/O Circuit and Data Transmission Control Method
patent-application, June 2017


Method and apparatus for efficient code generation for modulo scheduled uncounted loops
patent-application, December 2003


Computer Accelerator System with Improved Efficiency
patent-application, September 2015


Memory Controllers, Memory Systems, Solid State Drives and Methods for Processing a Number of Commands
patent-application, October 2010


Content addressable memory architecture
patent-application, January 2007


Processors, Methods, and Systems for a Configurable Spatial Accelerator with Performance Correctness, and Power Reduction Features
patent-application, January 2019


Clocked ports
patent-application, October 2008


Method and system for scheduling in an adaptable computing engine
patent-application, December 2002


Reconfigurable Processor Fabric Implementation Using Satisfiability Analysis
patent-application, October 2018


Dynamically Configurable Placement Engine
patent-application, June 2013


Method for Allocating Addresses to Data Buffers in Distributed Buffer Chipset
patent-application, February 2013


Methods and Apparatus to Compile Code to Generate Data Flow Code
patent-application, February 2019


Electronic Apparatus and Control Method Thereof
patent-application, September 2017


Parallelization of PLC Programs for Operation in Multi-processor environments
patent-application, October 2012


Process for converting programs in high-level programming languages to a unified executable for hybrid computing platforms
patent-application, February 2006


Techniques to Enable Communication Between a Processor and Voltage Regulator
patent-application, March 2018


Partitioned shared cache
patent-application, June 2007


Cryopreservation of Adipose Tissue for the Isolation of Mesenchymal Stem Cells
patent-application, January 2011


Data Processing System Having Integrated Pipelined Array Data Processor
patent-application, April 2015


Data processing method and device
patent, April 2012


Programmable logic integrated circuit for digital algorithmic functions
patent-application, September 2008


Floating Point Addition
patent-application, June 2008


Flash-Memory Device with RAID-type Controller
patent-application, November 2012


Method and System for Referral Tracking
patent-application, December 2012


Computing Device with Asynchronous Auxiliary Execution Unit
patent-application, March 2012


Array Type Processor and Data Processing System
patent-application, December 2009


Content/service handling and delivery
patent-application, May 2005


Processors and Methods for Configurable Clock Gating in a Spatial Array
patent-application, April 2019


Block-based data striping to flash memory
patent, February 2010


Floating-point processor with reduced power requirements for selectable subprecision
patent-application, August 2007


Memory Ordering in Acceleration Hardware
patent-application, July 2018


Processors, Methods, and Systems with a Configurable Spatial Accelerator
patent-application, January 2019


Configurable Logic Constructs in a Loop Buffer
patent-application, January 2015


System and Method for Relay Node Flow Control in a Wireless Communications System
patent-application, December 2010


Store Address Prediction for Memory Disambiguation in a Processing Device
patent-application, March 2015


Memory Controllers, Memory Systems, Solid State Devices and Methods for Processing a Number of Commands
patent-application, December 2012


Embedded System Performance
patent-application, March 2013


Processors and Methods for Privileged Configuration in a Spatial Array
patent-application, April 2019


Integrated circuit and related improvements
patent-application, July 2004


Processors and Methods for Pipelined Runtime Services in a Spatial Array
patent-application, January 2019


Processors, Methods, and Systems with a Configurable Spatial Accelerator
patent-application, July 2018


Method and apparatus for modeling dataflow systems and realization to hardware
patent-application, November 2002


Storage Apparatus and Load Distribution Method
patent-application, July 2012


Variable-Cycle, Event-Driven Multi-Execution Flash Processor
patent-application, January 2011


System and method for changing abilities of a process
patent, December 2015


Solid State Device with Allocated Flash Cache
patent-application, September 2012


Processors and Methods with Configurable Network-Based Operator Circuits
patent-application, January 2019


Systems and Methods for Providing Distributed Technology Independent Memory Controllers
patent-application, November 2007


Method for Performing Block Management, and Associated Memory Device and Controller Thereof
patent-application, March 2012


Ultra low power multiplier
patent, July 1998


Data processing device and method
patent, August 2014


Highly Scalable Architecture for Application Network Appliances
patent-application, March 2009


Multiplier power saving design
patent, August 2003


Common Memory Programming
patent-application, December 2011


Non-Volatile Memory Based Mass Storage Devices and Methods for writing Data Thereto
patent-application, March 2013


Branch-aware FIFO for interprocessor data sharing
patent, August 2007