High voltage MOSFET devices and methods of making the devices
Abstract
A SiC MOSFET device having low specific on resistance is described. The device has N+, P-well and JFET regions extended in one direction (Y-direction) and P+ and source contacts extended in an orthogonal direction (X-direction). The polysilicon gate of the device covers the JFET region and is terminated over the P-well region to minimize electric field at the polysilicon gate edge. In use, current flows vertically from the drain contact at the bottom of the structure into the JFET region and then laterally in the X direction through the accumulation region and through the MOSFET channels into the adjacent N+ region. The current flowing out of the channel then flows along the N+ region in the Y-direction and is collected by the source contacts and the final metal. Methods of making the device are also described.
- Inventors:
- Issue Date:
- Research Org.:
- Monolith Semiconductor Inc., Round Rock, TX (United States)
- Sponsoring Org.:
- USDOE
- OSTI Identifier:
- 1568638
- Patent Number(s):
- 10361302
- Application Number:
- 15/793,562
- Assignee:
- Monolith Semiconductor Inc. (Round Rock, TX)
- Patent Classifications (CPCs):
-
H - ELECTRICITY H01 - BASIC ELECTRIC ELEMENTS H01L - SEMICONDUCTOR DEVICES
- DOE Contract Number:
- AR0000442
- Resource Type:
- Patent
- Resource Relation:
- Patent File Date: 10/25/2017
- Country of Publication:
- United States
- Language:
- English
Citation Formats
Banerjee, Sujit, Matocha, Kevin, and Chatty, Kiran. High voltage MOSFET devices and methods of making the devices. United States: N. p., 2019.
Web.
Banerjee, Sujit, Matocha, Kevin, & Chatty, Kiran. High voltage MOSFET devices and methods of making the devices. United States.
Banerjee, Sujit, Matocha, Kevin, and Chatty, Kiran. Tue .
"High voltage MOSFET devices and methods of making the devices". United States. https://www.osti.gov/servlets/purl/1568638.
@article{osti_1568638,
title = {High voltage MOSFET devices and methods of making the devices},
author = {Banerjee, Sujit and Matocha, Kevin and Chatty, Kiran},
abstractNote = {A SiC MOSFET device having low specific on resistance is described. The device has N+, P-well and JFET regions extended in one direction (Y-direction) and P+ and source contacts extended in an orthogonal direction (X-direction). The polysilicon gate of the device covers the JFET region and is terminated over the P-well region to minimize electric field at the polysilicon gate edge. In use, current flows vertically from the drain contact at the bottom of the structure into the JFET region and then laterally in the X direction through the accumulation region and through the MOSFET channels into the adjacent N+ region. The current flowing out of the channel then flows along the N+ region in the Y-direction and is collected by the source contacts and the final metal. Methods of making the device are also described.},
doi = {},
journal = {},
number = ,
volume = ,
place = {United States},
year = {2019},
month = {7}
}
Works referenced in this record:
Semiconductor Device and Method for Manufacturing Same
patent-application, January 2012
- Wada, Keiji; Tamaso, Hideto; Masuda, Takeyoshi
- US Patent Document 13/255031; 20120007104
Power Semiconductor Device and Methods For Fabricating The Same
patent-application, October 2012
- Kim, Jin-myung; Oh, Se-woong; Lee, Jae-gil
- US Patent Application 13/443371; 20120261715
Power DMOS transistor with high speed body diode
patent, March 1989
- Cogan, Adrian I.
- US Patent Document 4,811,065
Semiconductor Device
patent-application, April 2011
- Yamashita, Kenya; Kudou, Chiaki
- US Patent Application 12/997958; 20110095305
Horizontally Depleted Metal Semiconductor Field Effect Transistor
patent-application, December 2010
- Ervin, Joseph E.; Thornton, Trevor John
- US Patent Document 12/677066; 20100320508
Power Semiconductor Devices Having Selectively Doped JFET Regions and Related Methods of Forming Such Devices
patent-application, May 2011
- Zhang, Qingchun
- US Patent Document 12/611165; 20110101375
MOS type semiconductor device
patent, May 1998
- Fujihira, Tatsuhiko; Nishimura, Takeyoshi; Kobayashi, Takashi
- US Patent Document 5,757,046
SiC power vertical DMOS with increased safe operating area
patent, May 2013
- Sdrulla, Dumitru; Odekirk, Bruce; Vandenberg, Marc H.
- US Patent Document 8,436,367
Semiconductor Device
patent-application, September 2012
- Mizukami, Makoto
- US Patent Application 13/414394; 20120223339
Conductivity modulated MOSFET
patent, June 1987
- Nakagawa, Akio; Ohashi, Hiromichi; Yamaguchi, Yoshihiro
- US Patent Document 4,672,407
Semiconductor device
patent-application, December 2003
- Ono, Syotaro; Yamaguchi, Yoshihiro; Kawaguchi, Yusuke
- US Patent Document 10/400625; 20030227052
Vertical JFET Limited Silicon Carbide Metal-Oxide Semiconductor Field Effect Transistors
patent-application, October 2011
- Ryu, Sei-Hyung
- US Patent Document 13/048696; 20110254016
Silicon Carbide Vertical Mosfet Design For Fast Switching Applications
patent-application, January 2008
- Matocha, Kevin Sean
- US Patent Application 11/456901; 20080014693
High-voltage power semiconductor device
patent-application, August 2006
- Cooper, James A.; Saha, Asmita
- US Patent Document 11/338007; 20060192256
Method for Manufacturing Semiconductor Device
patent-application, May 2013
- Shiomi, Hiromu
- US Patent Application 13/683858; 20130137254
Integrated Device Having MOSFET Cell Array Embedded with Barrier Schottky Diode
patent-application, June 2014
- Hung, Chien-Chung; Chen, Young-Shying; Yen, Cheng-Tyng
- US Patent Application 13/865980; 20140175559
Semiconductor Device
patent-application, August 2010
- Uchida, Masao; Utsunomiya, Kazuya; Hashimoto, Koichi
- US Patent Document 12/665556; 20100193800
DMOSFET and planar type MOSFET
patent-application, March 2007
- Shiraishi, Masaki; Iwasaki, Takayuki; Matsuura, Nobuyoshi
- US Patent Document 11/508860; 20070045727
Silicon Carbide Mos Field Effect Transistor With Built-In Schottky Diode and Method for Manufacturing Such Transistor
patent-application, July 2009
- Yatsuo, Tsutomu; Harada, Shinsuke; Fukuda, Kenji
- US Patent Application 12/281391; 20090173949
Conductivity modulated MOSFET
patent, February 2000
- Nakagawa, Akio; Ohashi, Hiromichi; Yamaguchi, Yoshihiro
- US Patent Document 6,025,622
Silicon-carbide MOSFET cell structure and method for forming same
patent, February 2013
- Arthur, Stephen Daley; Matocha, Kevin Sean; Sandvik, Peter Micah
- US Patent Document 8,377,756
Trench DMOS Transistor with Embedded Trench Schottky Rectifier
patent-application, February 2003
- Blanchard, Richard A.; Hshieh, Fwu-Iuan; So, Koon Chung
- US Patent Application 09/938253; 20030040144
Silicon-Carbide Mosfet Cell Structure And Method For Forming Same
patent-application, May 2013
- Arthur, Stephen Daley; Matocha, Kevin Sean; Sandvik, Peter Micah
- US Patent Application 13/740758; 20130126971
Semiconductor Device and Method of Manufacturing the Same
patent-application, July 2014
- Oritsuki, Yasunori; Tarui, Yoichiro
- US Patent Document 14/145263; 20140210008
Method for Manufacturing Semiconductor Device
patent-application, January 2013
- Hayashi, Hideki
- US Patent Application 13/539925; 20130017675
Semiconductor Device
patent-application, January 2013
- Miura, Naruhisa; Nakata, Shuhei; Ohtsuka, Kenichi
- US Patent Document 13/638970; 20130020586