Method and apparatus for fast context cloning in a data processing system

Advanced Search OptionsAdvanced Search queries use a traditional Term Search. For more info, see our FAQ.

All Fields:

Patent Title:

Abstract:

Assignee:

Inventor(s):

Patent Number:

Patent Classification (CPC):

All Classifications
A - human necessities
A01 - agriculture
A21 - baking
A22 - butchering
A23 - foods or foodstuffs
A24 - tobacco
A41 - wearing apparel
A42 - headwear
A43 - footwear
A44 - haberdashery
A45 - hand or travelling articles
A46 - brushware
A47 - furniture
A61 - medical or veterinary science
A62 - life-saving
A63 - sports
A99 - subject matter not otherwise provided for in this section
B - performing operations
B01 - physical or chemical processes or apparatus in general
B02 - crushing, pulverising, or disintegrating
B03 - separation of solid materials using liquids or using pneumatic tables or jigs
B04 - centrifugal apparatus or machines for carrying-out physical or chemical processes
B05 - spraying or atomising in general
B06 - generating or transmitting mechanical vibrations in general
B07 - separating solids from solids
B08 - cleaning
B09 - disposal of solid waste
B21 - mechanical metal-working without essentially removing material
B22 - casting
B23 - machine tools
B24 - grinding
B25 - hand tools
B26 - hand cutting tools
B27 - working or preserving wood or similar material
B28 - working cement, clay, or stone
B29 - working of plastics
B30 - presses
B31 - making articles of paper, cardboard or material worked in a manner analogous to paper
B32 - layered products
B33 - additive manufacturing technology
B41 - printing
B42 - bookbinding
B43 - writing or drawing implements
B44 - decorative arts
B60 - vehicles in general
B61 - railways
B62 - land vehicles for travelling otherwise than on rails
B63 - ships or other waterborne vessels
B64 - aircraft
B65 - conveying
B66 - hoisting
B67 - opening, closing {or cleaning} bottles, jars or similar containers
B68 - saddlery
B81 - microstructural technology
B82 - nanotechnology
B99 - subject matter not otherwise provided for in this section
C - chemistry
C01 - inorganic chemistry
C02 - treatment of water, waste water, sewage, or sludge
C03 - glass
C04 - cements
C05 - fertilisers
C06 - explosives
C07 - organic chemistry
C08 - organic macromolecular compounds
C09 - dyes
C10 - petroleum, gas or coke industries
C11 - animal or vegetable oils, fats, fatty substances or waxes
C12 - biochemistry
C13 - sugar industry
C14 - skins
C21 - metallurgy of iron
C22 - metallurgy
C23 - coating metallic material
C25 - electrolytic or electrophoretic processes
C30 - crystal growth
C40 - combinatorial technology
C99 - subject matter not otherwise provided for in this section
D - textiles
D01 - natural or man-made threads or fibres
D02 - yarns
D03 - weaving
D04 - braiding
D05 - sewing
D06 - treatment of textiles or the like
D07 - ropes
D10 - indexing scheme associated with sublasses of section d, relating to textiles
D21 - paper-making
D99 - subject matter not otherwise provided for in this section
E - fixed constructions
E01 - construction of roads, railways, or bridges
E02 - hydraulic engineering
E03 - water supply
E04 - building
E05 - locks
E06 - doors, windows, shutters, or roller blinds in general
E21 - earth drilling
E99 - subject matter not otherwise provided for in this section
F - mechanical engineering
F01 - machines or engines in general
F02 - combustion engines
F03 - machines or engines for liquids
F04 - positive - displacement machines for liquids
F05 - indexing schemes relating to engines or pumps in various subclasses of classes f01-f04
F15 - fluid-pressure actuators
F16 - engineering elements and units
F17 - storing or distributing gases or liquids
F21 - lighting
F22 - steam generation
F23 - combustion apparatus
F24 - heating
F25 - refrigeration or cooling
F26 - drying
F27 - furnaces
F28 - heat exchange in general
F41 - weapons
F42 - ammunition
F99 - subject matter not otherwise provided for in this section
G - physics
G01 - measuring
G02 - optics
G03 - photography
G04 - horology
G05 - controlling
G06 - computing
G07 - checking-devices
G08 - signalling
G09 - education
G10 - musical instruments
G11 - information storage
G12 - instrument details
G16 - information and communication technology [ict] specially adapted for specific application fields
G21 - nuclear physics
G99 - subject matter not otherwise provided for in this section
H - electricity
H01 - basic electric elements
H02 - generation
H03 - basic electronic circuitry
H04 - electric communication technique
H05 - electric techniques not otherwise provided for
H99 - subject matter not otherwise provided for in this section
Y - new / cross sectional technologies
Y02 - technologies or applications for mitigation or adaptation against climate change
Y04 - information or communication technologies having an impact on other technology areas
Y10 - technical subjects covered by former uspc

More Options ...

Title: Method and apparatus for fast context cloning in a data processing system

Abstract

A data processing system includes a memory system, a first processing element, a first address translator that maps virtual addresses to system addresses, a second address translator that maps system address to physical addresses, and a task management unit. A first program task uses a first virtual memory space that is mapped to a first system address range using a first table. The context of the first program task includes an address of the first table and is cloned by creating a second table indicative of a mapping from a second virtual address space to a second range of system addresses, where the second range is mapped to the same physical addresses as the first range until a write occurs, at which time memory is allocated and the mapping of the second range is updated. The cloned context includes an address of the second table.

Inventors:: Beard, Jonathan Curtis; Rusitoru, Roxana; Dunham, Curtis Glenn

Issue Date:: 2019-07-16

Research Org.:: Arm Ltd., Cambridge (United Kingdom)

Sponsoring Org.:: USDOE

OSTI Identifier:: 1568609

Patent Number(s):: 10353826

Application Number:: 15/649,976

Assignee:: Arm Limited (Cambridge, GB)

Patent Classifications (CPCs):: G - PHYSICS G06 - COMPUTING G06F - ELECTRIC DIGITAL DATA PROCESSING

Show more

G - PHYSICS G06 - COMPUTING G06F - ELECTRIC DIGITAL DATA PROCESSING
G06F2212/657 - Virtual address space management
G06F9/5016 - {the resource being the memory}
G06F9/30123 - {according to context, e.g. thread buffers}
G06F2212/6046 - Using a specific cache allocation policy other than replacement policy
G06F12/1009 - using page tables, e.g. page table structures
G06F2212/6032 - Way prediction in set-associative cache
G06F12/0864 - using pseudo-associative means, e.g. set-associative or hashing
G06F12/1063 - {the data cache being concurrently virtually addressed}
G06F9/4881 - {Scheduling strategies for dispatcher, e.g. round robin, multi-level priority queues}
G06F9/461 - {Saving or restoring of program or task context}

Show less

Resource Type:: Patent

Resource Relation:: Patent File Date: 07/14/2017

Country of Publication:: United States

Language:: English

Citation Formats


                    Beard, Jonathan Curtis, Rusitoru, Roxana, and Dunham, Curtis Glenn. Method and apparatus for fast context cloning in a data processing system.  United States: N. p., 2019. 
        Web.

Copy to clipboard


                    Beard, Jonathan Curtis, Rusitoru, Roxana, & Dunham, Curtis Glenn. Method and apparatus for fast context cloning in a data processing system.  United States.

Copy to clipboard


                    Beard, Jonathan Curtis, Rusitoru, Roxana, and Dunham, Curtis Glenn. Tue .  
        "Method and apparatus for fast context cloning in a data processing system".  United States.  https://www.osti.gov/servlets/purl/1568609.

Copy to clipboard


                    
@article{osti_1568609,

  title        = {Method and apparatus for fast context cloning in a data processing system},

  author       = {Beard, Jonathan Curtis and Rusitoru, Roxana and Dunham, Curtis Glenn},

  abstractNote = {A data processing system includes a memory system, a first processing element, a first address translator that maps virtual addresses to system addresses, a second address translator that maps system address to physical addresses, and a task management unit. A first program task uses a first virtual memory space that is mapped to a first system address range using a first table. The context of the first program task includes an address of the first table and is cloned by creating a second table indicative of a mapping from a second virtual address space to a second range of system addresses, where the second range is mapped to the same physical addresses as the first range until a write occurs, at which time memory is allocated and the mapping of the second range is updated. The cloned context includes an address of the second table.},

  doi          = {},

  journal      = {},
number       = ,

  volume       = ,

  place        = {United States},

  year         = {2019},

  month        = {7}

}

Copy to clipboard

Patent:

View Patent

Save / Share:

Export Metadata

Save to My Library

Works referenced in this record:

Maintenance of cache and tags in a translation lookaside buffer
patent, February 2016

Snyder, II, Wilson; Chin, Bryan W.; Mukherjee, Shubhendu
US Patent Document 9,268,694
URL: http://patft.uspto.gov/netacgi/nph-Parser?patentnumber=9268694

Duplicate snoop tags partitioned across multiple processor/cache chips in a multi-processor system
patent, May 2007

Choquette, Jack; Kruckemyer, David A.; Hathaway, Robert G.
US Patent Document 7,225,300
URL: http://patft.uspto.gov/netacgi/nph-Parser?patentnumber=7225300

Data processing apparatus and method for controlling access to a memory having a plurality of memory locations for storing data values
patent, February 2000

Segars, Simon Anthony
US Patent Document 6,021,476
URL: http://patft.uspto.gov/netacgi/nph-Parser?patentnumber=6021476

Process migration
patent, March 2009

Lowell, David E.; Saito, Yasushi
US Patent Document 7,512,769
URL: http://patft.uspto.gov/netacgi/nph-Parser?patentnumber=7512769

Merged TLB structure for multiple sequential address translations
patent, May 2017

Chin, Bryan W.; Mukherjee, Shubhendu; Snyder, II, Wilson
US Patent Document 9,639,476
URL: http://patft.uspto.gov/netacgi/nph-Parser?patentnumber=9639476

Processing device with address translation probing and methods
patent, March 2015

Hsu, Lisa; Jayasena, Nuwan S.; Kegel, Andrew G.
US Patent Document 8,984,255
URL: http://patft.uspto.gov/netacgi/nph-Parser?patentnumber=8984255

Migrating groups of threads across NUMA nodes based on remote page access frequency
patent, February 2014

Eidus, Izik; Lublin, Uri; Tsirkin, Michael S.
US Patent Document 8,656,397
URL: http://patft.uspto.gov/netacgi/nph-Parser?patentnumber=8656397

I/O memory management unit including multilevel address translation for I/O and computation offload
patent, February 2013

Kegel, Andrew G.; Hummel, Mark D.
US Patent Document 8,386,745
URL: http://patft.uspto.gov/netacgi/nph-Parser?patentnumber=8386745

Execution context trace for asynchronous tasks
patent, February 2017

Karppanen, Jari Juhani
US Patent Document 9,582,312
URL: http://patft.uspto.gov/netacgi/nph-Parser?patentnumber=9582312

Method and apparatus for rapidly switching processes in a computer system
patent, November 1994

Okin, Kenneth
US Patent Document 5,361,337
URL: http://patft.uspto.gov/netacgi/nph-Parser?patentnumber=5361337

Context pipelines
patent, February 2007

Wilkinson, III, Hugh M.; Rosenbluth, Mark B.; Adiletta, Matthew J.
US Patent Document 7,181,594
URL: http://patft.uspto.gov/netacgi/nph-Parser?patentnumber=7181594

Using broadcast-based TLB sharing to reduce address-translation latency in a shared-memory system with optical interconnect
patent, January 2016

Koka, Pranay; Munday, David Alexander; McCracken, Michael O.
US Patent Document 9,235,529
URL: http://patft.uspto.gov/netacgi/nph-Parser?patentnumber=9235529

System and method for managing table lookaside buffer performance
patent, December 2008

Cameron, George R.; Jones, Blake; Bonwick, Jeffrey S.
US Patent Document 7,472,253
URL: http://patft.uspto.gov/netacgi/nph-Parser?patentnumber=7472253

Collapsed address translation with multiple page sizes
patent, May 2017

Mukherjee, Shubhendu; Chin, Bryan W.; Snyder, II, Wilson
US Patent Document 9,645,941
URL: http://patft.uspto.gov/netacgi/nph-Parser?patentnumber=9645941

Secure virtual access for real-time embedded devices
patent, January 2019

Aingaran, Kathirgamar; Kohn, Leslie D.; Kunz, Robert C.
US Patent Document 10,180,913
URL: http://patft.uspto.gov/netacgi/nph-Parser?patentnumber=10180913

Translation look-aside buffer including a single page size translation unit
patent, May 1998

Hammond, Gary N.
US Patent Document 5,752,275
URL: http://patft.uspto.gov/netacgi/nph-Parser?patentnumber=5752275

Enhancing performance by pre-fetching and caching data directly in a communication processor's register set
patent, November 2004

Galbi, Duane E.; Snyder, II, Wilson; Lussier, Daniel J.
US Patent Document 6,822,959
URL: http://patft.uspto.gov/netacgi/nph-Parser?patentnumber=6822959

Address control system for software simulation
patent, August 1982

Kaneda, Saburo; Tsuchimoto, Takamitsu; Shimizu, Kazuyuki
US Patent Document 4,347,565
URL: http://patft.uspto.gov/netacgi/nph-Parser?patentnumber=4347565

Method and apparatus for simulation of data in a virtual environment using a queued direct input-output device
patent, February 2002

Brice, Jr., Frank W.; Tarcza, Richard P.; Wyman, Leslie W.
US Patent Document 6,345,241
URL: http://patft.uspto.gov/netacgi/nph-Parser?patentnumber=6345241

Multiple page-size translation lookaside buffer
patent, June 2017

Sites, Richard
US Patent Document 9,690,714
URL: http://patft.uspto.gov/netacgi/nph-Parser?patentnumber=9690714

Multi-petascale highly efficient parallel supercomputer
patent, July 2015

Asaad, Sameh W.; Bellofatto, Ralph E.; Blocksome, Michael A.
US Patent Document 9,081,501
URL: http://patft.uspto.gov/netacgi/nph-Parser?patentnumber=9081501

Protected regions
patent, October 2018

Sell, John Victor
US Patent Document 10,114,958
URL: http://patft.uspto.gov/netacgi/nph-Parser?patentnumber=10114958

Mid-thread pre-emption with software assisted context switch
patent, June 2018

Rauchfuss, Brian D.; Matam, Naveen R.; Dwyer, Michael K.
US Patent Document 9,996,386
URL: http://patft.uspto.gov/netacgi/nph-Parser?patentnumber=9996386

Transparent checkpointing and process migration in a distributed system
patent, September 2015

Varadarajan, Srinidhi; Ruscio, Joseph F.
US Patent Document 9,122,714
URL: http://patft.uspto.gov/netacgi/nph-Parser?patentnumber=9122714

Storage access authorization controls in a computer system using dynamic translation of large addresses
patent, November 1996

Scalzi, Casper; Starke, William
US Patent Document 5,577,231
URL: http://patft.uspto.gov/netacgi/nph-Parser?patentnumber=5577231

System and method for performing incremental initialization of a master runtime system process
patent, March 2008

Fresko, Nedim
US Patent Document 7,343,603
URL: http://patft.uspto.gov/netacgi/nph-Parser?patentnumber=7343603

Method and apparatus for filtering memory write snoop activity in a distributed shared memory computer
patent, May 2008

Conway, Patrick N.
US Patent Document 7,373,466
URL: http://patft.uspto.gov/netacgi/nph-Parser?patentnumber=7373466

Hardware-based multi-threading for packet processing
patent, February 2010

Hoskote, Yatin V.; Vangal, Sriram R.; Erraguntla, Vasantha K.
US Patent Document 7,668,165
URL: http://patft.uspto.gov/netacgi/nph-Parser?patentnumber=7668165

Apparatus, method, and instruction for software management of multiple computational contexts in a multithreaded microprocessor
patent, September 2008

Kissell, Kevin D.; Jones, Darren M.
US Patent Document 7,424,599
URL: http://patft.uspto.gov/netacgi/nph-Parser?patentnumber=7424599

Processing pipeline in a base services pattern environment
patent, March 2004

Bowman-Amuah, Michel K.
US Patent Document 6,715,145
URL: http://patft.uspto.gov/netacgi/nph-Parser?patentnumber=6715145

Low-overhead operating systems
patent, December 2012

Metcalf, Christopher D.
US Patent Document 8,327,187
URL: http://patft.uspto.gov/netacgi/nph-Parser?patentnumber=8327187

Content-based, transparent sharing of memory units
patent, September 2004

Waldspurger, Carl A.
US Patent Document 6,789,156
URL: http://patft.uspto.gov/netacgi/nph-Parser?patentnumber=6789156

Address translation unit for translation of virtual address to real address using translation tables of multi-level hierarchical structure
patent, December 1988

Gotou, Shizuo; Kagimasa, Toyohiko
US Patent Document 4,792,897
URL: http://patft.uspto.gov/netacgi/nph-Parser?patentnumber=4792897

Translation bypass in multi-stage address translation
patent, December 2015

Kessler, Richard E.; Chin, Bryan W.; Bertone, Michael S.
US Patent Document 9,208,103
URL: http://patft.uspto.gov/netacgi/nph-Parser?patentnumber=9208103

Scheduling method and multi-core processor system
patent, June 2016

Yamashita, Sr., Koichiro; Yamauchi, Hiromasa; Suzuki, Takahisa
US Patent Document 9,367,459
URL: http://patft.uspto.gov/netacgi/nph-Parser?patentnumber=9367459

Systems, methods and devices for work placement on processor cores
patent, July 2018

Therien, Guy M.; Sotomayor, Jr., Guy G.; Biswas, Arijit
US Patent Document 10,037,227
URL: http://patft.uspto.gov/netacgi/nph-Parser?patentnumber=10037227

Graphics engine with isochronous context switching
patent, May 2004

Parsons, Paul; Baldwin, David
US Patent Document 6,731,288
URL: http://patft.uspto.gov/netacgi/nph-Parser?patentnumber=6731288

Secure gateway interconnection in an e-commerce based environment
patent, March 2004

Underwood, Roy Aaron
US Patent Document 6,704,873
URL: http://patft.uspto.gov/netacgi/nph-Parser?patentnumber=6704873

System supporting multiple partitions with differing translation formats
patent, February 2016

Gschwind, Michael
US Patent Document 9,251,089
URL: http://patft.uspto.gov/netacgi/nph-Parser?patentnumber=9251089

Systems and methods exchanging data between processors through concurrent shared memory
patent, March 2014

Baxter, Brent S.; Sethi, Prashant; Hall, Clifford D.
US Patent Document 8,667,249
URL: http://patft.uspto.gov/netacgi/nph-Parser?patentnumber=8667249

Processor apparatus and multithread processor apparatus
patent, September 2014

Yamamoto, Takao; Ozaki, Shinji; Kakeda, Masahide
US Patent Document 8,850,168
URL: http://patft.uspto.gov/netacgi/nph-Parser?patentnumber=8850168

Execution context swap between heterogeneous functional hardware units
patent, February 2016

Sodhi, Inder M.; Torrant, Marc D.; Offen, Zeev
US Patent Document 9,250,901
URL: http://patft.uspto.gov/netacgi/nph-Parser?patentnumber=9250901

Controlling access to multiple memory zones in an isolated execution environment
patent, October 2003

Ellison, Carl M.; Golliver, Roger A.; Herbert, Howard C.
US Patent Document 6,633,963
URL: http://patft.uspto.gov/netacgi/nph-Parser?patentnumber=6633963

Registers for data transfers
patent, October 2008

Wolrich, Gilbert M.; Rosenbluth, Mark B.; Bernstein, Debra
US Patent Document 7,437,724
URL: http://patft.uspto.gov/netacgi/nph-Parser?patentnumber=7437724

Using a shared last-level TLB to reduce address-translation latency
patent, July 2015

Koka, Pranay; McCracken, Michael O.; Schwetman, Jr., Herbert
US Patent Document 9,081,706
URL: http://patft.uspto.gov/netacgi/nph-Parser?patentnumber=9081706

Translation lookaside buffer apparatus and method with input/output entries, page table entries and page table pointers
patent, June 1995

Becker, Robert D.; Mehring, Peter A.
US Patent Document 5,426,750
URL: http://patft.uspto.gov/netacgi/nph-Parser?patentnumber=5426750

Translation entry invalidation in a multithreaded data processing system
patent, October 2017

Frey, Bradly; Guthrie, Guy; May, Cathy
US Patent Document 9,785,557
URL: http://patft.uspto.gov/netacgi/nph-Parser?patentnumber=9785557

Data processing apparatus, and a method of handling address translation within a data processing apparatus
patent, November 2018

Hansson, Andreas; Saidi, Ali; Udipi, Aniruddha Nagendran
US Patent Document 10,133,675
URL: http://patft.uspto.gov/netacgi/nph-Parser?patentnumber=10133675

Sharing executable modules between user and kernel threads
patent, February 2002

Draves, Jr., Richard P.; Cutshall, Scott M.; Odinak, Gilad
US Patent Document 6,349,355
URL: http://patft.uspto.gov/netacgi/nph-Parser?patentnumber=6349355

Method and apparatus for performing address translation in a computer system
patent, April 2008

Harris, Jeremy G.; Edmondson, David M.
US Patent Document 7,356,667
URL: http://patft.uspto.gov/netacgi/nph-Parser?patentnumber=7356667

Dance/multitude concurrent computation
patent, February 1999

Larson, Brian Ralph
US Patent Document 5,867,649
URL: http://patft.uspto.gov/netacgi/nph-Parser?patentnumber=5867649

Similar Records in DOE Patents and OSTI.GOV collections:

Apparatus and method for controlling the rotary airlocks in a coal processing system by reversing the motor current rotating the air lock

Patent Groombridge, Clifton E [Hardin, MT]

An improvement to a coal processing system where hard materials found in the coal may cause jamming of either inflow or outflow rotary airlocks, each driven by a reversible motor. The instantaneous current used by the motor is continually monitored and compared to a predetermined value. If an overcurrent condition occurs, indicating a jamming of the airlock, a controller means starts a "soft" reverse rotation of the motor thereby clearing the jamming. Three patterns of the motor reversal are provided.
Full Text Available
Method and apparatus for signal processing in a sensor system for use in spectroscopy

Patent O'Connor, Paul [Bellport, NY]; DeGeronimo, Gianluigi [Nesconset, NY]; Grosholz, Joseph [Natrona Heights, PA]

A method for processing pulses arriving randomly in time on at least one channel using multiple peak detectors includes asynchronously selecting a non-busy peak detector (PD) in response to a pulse-generated trigger signal, connecting the channel to the selected PD in response to the trigger signal, and detecting a pulse peak amplitude. Amplitude and time of arrival data are output in first-in first-out (FIFO) sequence. An apparatus includes trigger comparators to generate the trigger signal for the pulse-receiving channel, PDs, a switch for connecting the channel to the selected PD, and logic circuitry which maintains the write pointer. Also included,more »« less
Full Text Available
Method and apparatus for high speed data acquisition and processing

Patent Ferron, John R [San Diego, CA]

A method and apparatus for high speed digital data acquisition. The apparatus includes one or more multiplexers for receiving multiple channels of digital data at a low data rate and asserting a multiplexed data stream at a high data rate, and one or more FIFO memories for receiving data from the multiplexers and asserting the data to a real time processor. Preferably, the invention includes two multiplexers, two FIFO memories, and a 64-bit bus connecting the FIFO memories with the processor. Each multiplexer receives four channels of 14-bit digital data at a rate of up to 5 MHz per channel,more »« less
Full Text Available
Data processing device test apparatus and method therefor

Patent Wilcox, Richard Jacob [Austin, TX]; Mulig, Jason D [Austin, TX]; Eppes, David [Austin, TX]; ...

A method and apparatus mechanism for testing data processing devices are implemented. The test mechanism isolates critical paths by correlating a scanning microscope image with a selected speed path failure. A trigger signal having a preselected value is generated at the start of each pattern vector. The sweep of the scanning microscope is controlled by a computer, which also receives and processes the image signals returned from the microscope. The value of the trigger signal is correlated with a set of pattern lines being driven on the DUT. The trigger is either asserted or negated depending the detection of amore »« less
Full Text Available
Method and apparatus for data decoding and processing

Patent Hunter, Timothy M [Webster, NY]; Levy, Arthur J [Schenectady, NY]

A system and technique is disclosed for automatically controlling the decoding and digitizaiton of an analog tape. The system includes the use of a tape data format which includes a plurality of digital codes recorded on the analog tape in a predetermined proximity to a period of recorded analog data. The codes associated with each period of analog data include digital identification codes prior to the analog data, a start of data code coincident with the analog data recording, and an end of data code subsequent to the associated period of recorded analog data. The formatted tape is decoded inmore »« less
Full Text Available

Similar Records

Title: Method and apparatus for fast context cloning in a data processing system

Abstract

Citation Formats

Maintenance of cache and tags in a translation lookaside buffer patent, February 2016

Duplicate snoop tags partitioned across multiple processor/cache chips in a multi-processor system patent, May 2007

Data processing apparatus and method for controlling access to a memory having a plurality of memory locations for storing data values patent, February 2000

Process migration patent, March 2009

Merged TLB structure for multiple sequential address translations patent, May 2017

Processing device with address translation probing and methods patent, March 2015

Migrating groups of threads across NUMA nodes based on remote page access frequency patent, February 2014

I/O memory management unit including multilevel address translation for I/O and computation offload patent, February 2013

Execution context trace for asynchronous tasks patent, February 2017

Method and apparatus for rapidly switching processes in a computer system patent, November 1994

Context pipelines patent, February 2007

Using broadcast-based TLB sharing to reduce address-translation latency in a shared-memory system with optical interconnect patent, January 2016

System and method for managing table lookaside buffer performance patent, December 2008

Collapsed address translation with multiple page sizes patent, May 2017

Secure virtual access for real-time embedded devices patent, January 2019

Translation look-aside buffer including a single page size translation unit patent, May 1998

Enhancing performance by pre-fetching and caching data directly in a communication processor's register set patent, November 2004

Address control system for software simulation patent, August 1982

Method and apparatus for simulation of data in a virtual environment using a queued direct input-output device patent, February 2002

Multiple page-size translation lookaside buffer patent, June 2017

Multi-petascale highly efficient parallel supercomputer patent, July 2015

Protected regions patent, October 2018

Mid-thread pre-emption with software assisted context switch patent, June 2018

Transparent checkpointing and process migration in a distributed system patent, September 2015

Storage access authorization controls in a computer system using dynamic translation of large addresses patent, November 1996

System and method for performing incremental initialization of a master runtime system process patent, March 2008

Method and apparatus for filtering memory write snoop activity in a distributed shared memory computer patent, May 2008

Hardware-based multi-threading for packet processing patent, February 2010

Apparatus, method, and instruction for software management of multiple computational contexts in a multithreaded microprocessor patent, September 2008

Processing pipeline in a base services pattern environment patent, March 2004

Low-overhead operating systems patent, December 2012

Content-based, transparent sharing of memory units patent, September 2004

Address translation unit for translation of virtual address to real address using translation tables of multi-level hierarchical structure patent, December 1988

Translation bypass in multi-stage address translation patent, December 2015

Scheduling method and multi-core processor system patent, June 2016

Systems, methods and devices for work placement on processor cores patent, July 2018

Graphics engine with isochronous context switching patent, May 2004

Secure gateway interconnection in an e-commerce based environment patent, March 2004

System supporting multiple partitions with differing translation formats patent, February 2016

Systems and methods exchanging data between processors through concurrent shared memory patent, March 2014

Processor apparatus and multithread processor apparatus patent, September 2014

Execution context swap between heterogeneous functional hardware units patent, February 2016

Controlling access to multiple memory zones in an isolated execution environment patent, October 2003

Registers for data transfers patent, October 2008

Using a shared last-level TLB to reduce address-translation latency patent, July 2015

Translation lookaside buffer apparatus and method with input/output entries, page table entries and page table pointers patent, June 1995

Translation entry invalidation in a multithreaded data processing system patent, October 2017

Data processing apparatus, and a method of handling address translation within a data processing apparatus patent, November 2018

Sharing executable modules between user and kernel threads patent, February 2002

Method and apparatus for performing address translation in a computer system patent, April 2008

Dance/multitude concurrent computation patent, February 1999

Maintenance of cache and tags in a translation lookaside buffer
patent, February 2016

Duplicate snoop tags partitioned across multiple processor/cache chips in a multi-processor system
patent, May 2007

Data processing apparatus and method for controlling access to a memory having a plurality of memory locations for storing data values
patent, February 2000

Process migration
patent, March 2009

Merged TLB structure for multiple sequential address translations
patent, May 2017

Processing device with address translation probing and methods
patent, March 2015

Migrating groups of threads across NUMA nodes based on remote page access frequency
patent, February 2014

I/O memory management unit including multilevel address translation for I/O and computation offload
patent, February 2013

Execution context trace for asynchronous tasks
patent, February 2017

Method and apparatus for rapidly switching processes in a computer system
patent, November 1994

Context pipelines
patent, February 2007

Using broadcast-based TLB sharing to reduce address-translation latency in a shared-memory system with optical interconnect
patent, January 2016

System and method for managing table lookaside buffer performance
patent, December 2008

Collapsed address translation with multiple page sizes
patent, May 2017

Secure virtual access for real-time embedded devices
patent, January 2019

Translation look-aside buffer including a single page size translation unit
patent, May 1998

Enhancing performance by pre-fetching and caching data directly in a communication processor's register set
patent, November 2004

Address control system for software simulation
patent, August 1982

Method and apparatus for simulation of data in a virtual environment using a queued direct input-output device
patent, February 2002

Multiple page-size translation lookaside buffer
patent, June 2017

Multi-petascale highly efficient parallel supercomputer
patent, July 2015

Protected regions
patent, October 2018

Mid-thread pre-emption with software assisted context switch
patent, June 2018

Transparent checkpointing and process migration in a distributed system
patent, September 2015

Storage access authorization controls in a computer system using dynamic translation of large addresses
patent, November 1996

System and method for performing incremental initialization of a master runtime system process
patent, March 2008

Method and apparatus for filtering memory write snoop activity in a distributed shared memory computer
patent, May 2008

Hardware-based multi-threading for packet processing
patent, February 2010

Apparatus, method, and instruction for software management of multiple computational contexts in a multithreaded microprocessor
patent, September 2008

Processing pipeline in a base services pattern environment
patent, March 2004

Low-overhead operating systems
patent, December 2012

Content-based, transparent sharing of memory units
patent, September 2004

Address translation unit for translation of virtual address to real address using translation tables of multi-level hierarchical structure
patent, December 1988

Translation bypass in multi-stage address translation
patent, December 2015

Scheduling method and multi-core processor system
patent, June 2016

Systems, methods and devices for work placement on processor cores
patent, July 2018

Graphics engine with isochronous context switching
patent, May 2004

Secure gateway interconnection in an e-commerce based environment
patent, March 2004

System supporting multiple partitions with differing translation formats
patent, February 2016

Systems and methods exchanging data between processors through concurrent shared memory
patent, March 2014

Processor apparatus and multithread processor apparatus
patent, September 2014

Execution context swap between heterogeneous functional hardware units
patent, February 2016

Controlling access to multiple memory zones in an isolated execution environment
patent, October 2003

Registers for data transfers
patent, October 2008

Using a shared last-level TLB to reduce address-translation latency
patent, July 2015

Translation lookaside buffer apparatus and method with input/output entries, page table entries and page table pointers
patent, June 1995

Translation entry invalidation in a multithreaded data processing system
patent, October 2017

Data processing apparatus, and a method of handling address translation within a data processing apparatus
patent, November 2018

Sharing executable modules between user and kernel threads
patent, February 2002

Method and apparatus for performing address translation in a computer system
patent, April 2008

Dance/multitude concurrent computation
patent, February 1999