Method and apparatus for performing memory prefetching

Eckert, Yasuko; Jayasena, Nuwan; Panda, Reena; Kayiran, Onur; Boyer, Michael W.

Title: Method and apparatus for performing memory prefetching

Abstract

A method and apparatus for performing memory prefetching includes determining whether to initiate prefetching. Upon a determination to initiate prefetching, a first memory row is determined as a suitable prefetch candidate, and it is determined whether a particular set of one or more cachelines of the first memory row is to be prefetched.

Inventors:: Eckert, Yasuko; Jayasena, Nuwan; Panda, Reena; Kayiran, Onur; Boyer, Michael W.

Issue Date:: 2019-06-04

Research Org.:: Lawrence Livermore National Lab. (LLNL), Livermore, CA (United States)

Sponsoring Org.:: USDOE

OSTI Identifier:: 1568432

Patent Number(s):: 10310981

Application Number:: 15/268,953

Assignee:: Advanced Micro Devices, Inc. (Sunnyvale, CA)

Patent Classifications (CPCs):: G - PHYSICS G06 - COMPUTING G06F - ELECTRIC DIGITAL DATA PROCESSING

Show more

G - PHYSICS G06 - COMPUTING G06F - ELECTRIC DIGITAL DATA PROCESSING
G06F12/0862 - with prefetch
G06F2212/1016 - Performance improvement
G06F2212/6024 - History based prefetching
G06F2212/6022 - Using a prefetch buffer or dedicated prefetch cache

Show less

DOE Contract Number:: AC52-07NA27344; B609201

Resource Type:: Patent

Resource Relation:: Patent File Date: 09/19/2016

Country of Publication:: United States

Language:: English

Subject:: 97 MATHEMATICS AND COMPUTING

Citation Formats


                    Eckert, Yasuko, Jayasena, Nuwan, Panda, Reena, Kayiran, Onur, and Boyer, Michael W. Method and apparatus for performing memory prefetching.  United States: N. p., 2019. 
        Web.

Copy to clipboard


                    Eckert, Yasuko, Jayasena, Nuwan, Panda, Reena, Kayiran, Onur, & Boyer, Michael W. Method and apparatus for performing memory prefetching.  United States.

Copy to clipboard


                    Eckert, Yasuko, Jayasena, Nuwan, Panda, Reena, Kayiran, Onur, and Boyer, Michael W. Tue .  
        "Method and apparatus for performing memory prefetching".  United States.  https://www.osti.gov/servlets/purl/1568432.

Copy to clipboard


                    
@article{osti_1568432,

  title        = {Method and apparatus for performing memory prefetching},

  author       = {Eckert, Yasuko and Jayasena, Nuwan and Panda, Reena and Kayiran, Onur and Boyer, Michael W.},

  abstractNote = {A method and apparatus for performing memory prefetching includes determining whether to initiate prefetching. Upon a determination to initiate prefetching, a first memory row is determined as a suitable prefetch candidate, and it is determined whether a particular set of one or more cachelines of the first memory row is to be prefetched.},

  doi          = {},

  journal      = {},
number       = ,

  volume       = ,

  place        = {United States},

  year         = {2019},

  month        = {6}

}

Copy to clipboard

Patent:

View Patent

Save / Share:

Export Metadata

Save to My Library

Works referenced in this record:

Predictive caching system and method based on memory access which previously followed a cache miss
patent, July 1998

Kedem, Gershon; Alexander, Thomas T.
US Patent Document 5,778,436
URL: http://patft.uspto.gov/netacgi/nph-Parser?patentnumber=5778436

Sourcing differing amounts of prefetch data in response to data prefetch requests
patent, August 2012

Arimilli, Ravi; Cascaval, Gheorghe; Sinharoy, Balaram
US Patent Document 8,250,307
URL: http://patft.uspto.gov/netacgi/nph-Parser?patentnumber=8250307

Similar Records in DOE Patents and OSTI.GOV collections:

Method and apparatus of prefetching streams of varying prefetch depth

Patent Gara, Alan [Mount Kisco, NY]; Ohmacht, Martin [Yorktown Heights, NY]; Salapura, Valentina [Chappaqua, NY]; ...

Method and apparatus of prefetching streams of varying prefetch depth dynamically changes the depth of prefetching so that the number of multiple streams as well as the hit rate of a single stream are optimized. The method and apparatus in one aspect monitor a plurality of load requests from a processing unit for data in a prefetch buffer, determine an access pattern associated with the plurality of load requests and adjust a prefetch depth according to the access pattern.
Full Text Available
Method and apparatus of parallel computing with simultaneously operating stream prefetching and list prefetching engines

Patent Boyle, Peter A.; Christ, Norman H.; Gara, Alan; ...

A prefetch system improves a performance of a parallel computing system. The parallel computing system includes a plurality of computing nodes. A computing node includes at least one processor and at least one memory device. The prefetch system includes at least one stream prefetch engine and at least one list prefetch engine. The prefetch system operates those engines simultaneously. After the at least one processor issues a command, the prefetch system passes the command to a stream prefetch engine and a list prefetch engine. The prefetch system operates the stream prefetch engine and the list prefetch engine to prefetch datamore »« less
Full Text Available
Method and apparatus of performing a memory operation in a hierarchical memory assembly

Patent Yudanov, Dmitri

A method and apparatus of performing a memory operation includes receiving a memory operation request at a first memory controller that is in communication with a second memory controller. The first memory controller forwards the memory operation request to the second memory controller. Upon receipt of the memory operation request, the second memory controller provides first information or second information depending on a condition of a pseudo-bank of the second memory controller and a type of the memory operation request.
Full Text Available
Memory controller that forces prefetches in response to a present row address change timing constraint

Patent Ranjan, Ashish; Kozhikkottu, Vivek

An apparatus having a memory controller is described. The memory controller includes prefetch circuitry to prefetch, from a memory, data having a same row address in response to the memory controller's servicing of its request stream being stalled because of a timing constraint that prevents a change in row address. The memory controller also includes a cache to cache the prefetched data. The memory controller also includes circuitry to compare addresses of read requests in the memory controller's request stream against respective addresses of the prefetched data in the cache and to service those of the requests in the memorymore »« less
Full Text Available
High-bandwidth prefetcher for high-bandwidth memory

Patent Mehta, Sanyam; Kohn, James Robert; Ernst, Daniel Jonathan; ...

A method for prefetching data into a cache is provided. The method allocates an outstanding request buffer ("ORB"). The method stores in an address field of the ORB an address and a number of blocks. The method issues prefetch requests for a degree number of blocks starting at the address. When a prefetch response is received for all the prefetch requests, the method adjusts the address of the next block to prefetch and adjusts the number of blocks remaining to be retrieved and then issues prefetch requests for a degree number of blocks starting at the adjusted address. The prefetchingmore »« less
Full Text Available

Similar Records

Title: Method and apparatus for performing memory prefetching

Abstract

Citation Formats

Predictive caching system and method based on memory access which previously followed a cache miss patent, July 1998

Sourcing differing amounts of prefetch data in response to data prefetch requests patent, August 2012

Predictive caching system and method based on memory access which previously followed a cache miss
patent, July 1998

Sourcing differing amounts of prefetch data in response to data prefetch requests
patent, August 2012