Per-page control of physical address space distribution among memory modules

Title: Per-page control of physical address space distribution among memory modules

Abstract

Systems, apparatuses, and methods for implementing per-page control of physical address space distribution among memory modules are disclosed. A computing system includes a plurality of processing units coupled to a plurality of memory modules. A determination is made as to which physical address space distribution granularity to implement for physical memory pages allocated for a first data structure. The determination can be made on a per-data-structure basis (e.g., file, page, block, etc.) or on a per-application-basis. A physical address space distribution granularity is encoded as a property of each physical memory page allocated for the first data structure, and physical memory pages of the first data structure distributed across the plurality of memory modules based on a selected physical address space distribution granularity. Page table entries (PTEs) may be annotated with the selected physical address space distribution granularity, using an addressing mapping granularity (AMG) field of a page table entry, where the granularity may be, for example, a fine-grain distribution granularity or a coarse-grain distribution granularity.

Inventors:: Jayasena, Nuwan S.; Kim, Hyojong; Kim, Hyesoon

Issue Date:: 2019-05-07

Research Org.:: Lawrence Livermore National Lab. (LLNL), Livermore, CA (United States)

Sponsoring Org.:: USDOE

OSTI Identifier:: 1568306

Patent Number(s):: 10,282,309

Application Number:: 15/441,532

Assignee:: Advanced Micro Devices, Inc. (Santa Clara, CA)

DOE Contract Number:: AC52-07NA27344; B608045

Resource Type:: Patent

Resource Relation:: Patent File Date: 02/24/2017

Country of Publication:: United States

Language:: English

Citation Formats


                    Jayasena, Nuwan S., Kim, Hyojong, and Kim, Hyesoon. Per-page control of physical address space distribution among memory modules.  United States: N. p., 2019. 
        Web.

Copy to clipboard


                    Jayasena, Nuwan S., Kim, Hyojong, & Kim, Hyesoon. Per-page control of physical address space distribution among memory modules.  United States.

Copy to clipboard


                    Jayasena, Nuwan S., Kim, Hyojong, and Kim, Hyesoon. Tue .  
        "Per-page control of physical address space distribution among memory modules".  United States.  https://www.osti.gov/servlets/purl/1568306.

Copy to clipboard


                    
@article{osti_1568306,

  title        = {Per-page control of physical address space distribution among memory modules},

  author       = {Jayasena, Nuwan S. and Kim, Hyojong and Kim, Hyesoon},

  abstractNote = {Systems, apparatuses, and methods for implementing per-page control of physical address space distribution among memory modules are disclosed. A computing system includes a plurality of processing units coupled to a plurality of memory modules. A determination is made as to which physical address space distribution granularity to implement for physical memory pages allocated for a first data structure. The determination can be made on a per-data-structure basis (e.g., file, page, block, etc.) or on a per-application-basis. A physical address space distribution granularity is encoded as a property of each physical memory page allocated for the first data structure, and physical memory pages of the first data structure distributed across the plurality of memory modules based on a selected physical address space distribution granularity. Page table entries (PTEs) may be annotated with the selected physical address space distribution granularity, using an addressing mapping granularity (AMG) field of a page table entry, where the granularity may be, for example, a fine-grain distribution granularity or a coarse-grain distribution granularity.},

  doi          = {},

  journal      = {},
number       = ,

  volume       = ,

  place        = {United States},

  year         = {2019},

  month        = {5}

}

Copy to clipboard

Patent:

View Patent

Save / Share:

Export Metadata

Save to My Library

Works referenced in this record:

Method and apparatus for dynamically adjusting page size in a virtual memory range
patent, June 2010

Hepkin, David; Swanberg, Randal
US Patent Document 7,747,838
URL: http://patft.uspto.gov/netacgi/nph-Parser?patentnumber=7747838

Method and mechanism for efficiently creating large virtual memory pages in a multiple page size environment
patent, October 2008

Burugula, Ramanjaneya Sarma; Hepkin, David; Jann, Joefon
US Patent Document 7,437,529
URL: http://patft.uspto.gov/netacgi/nph-Parser?patentnumber=7437529

Virtual to physical address translation scheme with granularity hint for identifying subsequent pages to be accessed
patent, September 1995

Sites, Richard; Witek, Richard T.
US Patent Document 5,454,091
URL: http://patft.uspto.gov/netacgi/nph-Parser?patentnumber=5454091

Translation look-aside buffer including a single page size translation unit
patent, May 1998

Hammond, Gary N.
US Patent Document 5,752,275
URL: http://patft.uspto.gov/netacgi/nph-Parser?patentnumber=5752275

Variable page size translation lookaside buffer
patent, June 1996

Hsu, Peter Y.; Scanlon, Joseph T.; Ciavaglia, Steve J.
US Patent Document 5,526,504
URL: http://patft.uspto.gov/netacgi/nph-Parser?patentnumber=5526504

Method, system and computer program product for virtual memory support for managing translation look aside buffers with multiple page size support
patent, August 2000

Ganapathy, Narayanan; Stevens, Luis F.; Schimmel, Curt F.
US Patent Document 6,112,285
URL: http://patft.uspto.gov/netacgi/nph-Parser?patentnumber=6112285

Prefetching in a virtual memory system based upon repeated accesses across page boundaries
patent, January 2011

Anand, Vaijayanthimala K.; Johnson, Sandra K.
US Patent Document 7,873,792
URL: http://patft.uspto.gov/netacgi/nph-Parser?patentnumber=7873792

Memory addressing controlled by PTE fields
patent, September 2010

Van Dyke, James M.; Edmondson, John H.
US Patent Document 7,805,587
URL: http://patft.uspto.gov/netacgi/nph-Parser?patentnumber=7805587

Optimizing TLB entries for mixed page size storage in contiguous memory
patent, April 2013

Chen, Dong; Gara, Alan G.; Giampapa, Mark E.
US Patent Document 8,429,377
URL: http://patft.uspto.gov/netacgi/nph-Parser?patentnumber=8429377

Translation lookaside buffer supporting multiple page sizes
patent, May 1999

Shinbo, Toshinobu; Tachibana, Suguru; Narita, Susumu
US Patent Document 5,907,867
URL: http://patft.uspto.gov/netacgi/nph-Parser?patentnumber=5907867

Processing system implementing multiple page size memory organization with multiple translation lookaside buffers having differing characteristics
patent, September 2010

Stecher, Brian John
US Patent Document 7,793,070
URL: http://patft.uspto.gov/netacgi/nph-Parser?patentnumber=7793070

Extended page size using aggregated small pages
patent, June 2012

Hohmuth, Michael P.; Dannowski, Uwe M.; Biemueller, Sebastian Martin
US Patent Document 8,195,917
URL: http://patft.uspto.gov/netacgi/nph-Parser?patentnumber=8195917

Efficient address interleaving with simultaneous multiple locality options
patent, May 2003

Kessler, Richard E.
US Patent Document 6,567,900
URL: http://patft.uspto.gov/netacgi/nph-Parser?patentnumber=6567900

Similar records in DOE Patents and OSTI.GOV collections:

Optimizing TLB entries for mixed page size storage in contiguous memory

Patent Chen, Dong; Gara, Alan; Giampapa, Mark E.; ...

A system and method for accessing memory are provided. The system comprises a lookup buffer for storing one or more page table entries, wherein each of the one or more page table entries comprises at least a virtual page number and a physical page number; a logic circuit for receiving a virtual address from said processor, said logic circuit for matching the virtual address to the virtual page number in one of the page table entries to select the physical page number in the same page table entry, said page table entry having one or more bits set to excludemore » a memory range from a page.« less
Full Text Available
Single instruction multiple data page table walk scheduling at input output memory management unit

Patent Basu, Arkaprava; Van Tassell, Eric; Oskin, Mark; ...

A data processing system includes a memory and an input output memory management unit that is connected to the memory. The input output memory management unit is adapted to receive batches of address translation requests. The input output memory management unit has instructions that identify, from among the batches of address translation requests, a later batch having a lower number of memory access requests than an earlier batch, and selectively schedules access to a page table walker for each address translation request of a batch.
Full Text Available
Optimizing TLB entries for mixed page size storage in contiguous memory

Patent Chen, Dong; Gara, Alan; Giampapa, Mark E.; ...

A system and method for accessing memory are provided. The system comprises a lookup buffer for storing one or more page table entries, wherein each of the one or more page table entries comprises at least a virtual page number and a physical page number; a logic circuit for receiving a virtual address from said processor, said logic circuit for matching the virtual address to the virtual page number in one of the page table entries to select the physical page number in the same page table entry, said page table entry having one or more bits set to excludemore » a memory range from a page.« less
Full Text Available
Centrally managed unified shared virtual address space

Patent Wilkes, John

Systems, apparatuses, and methods for managing a unified shared virtual address space. A host may execute system software and manage a plurality of nodes coupled to the host. The host may send work tasks to the nodes, and for each node, the host may externally manage the node's view of the system's virtual address space. Each node may have a central processing unit (CPU) style memory management unit (MMU) with an internal translation lookaside buffer (TLB). In one embodiment, the host may be coupled to a given node via an input/output memory management unit (IOMMU) interface, where the IOMMU frontendmore »« less
Full Text Available
Mapping virtual addresses to different physical addresses for value disambiguation for thread memory access requests

Patent Gala, Alan; Ohmacht, Martin

A multiprocessor system includes nodes. Each node includes a data path that includes a core, a TLB, and a first level cache implementing disambiguation. The system also includes at least one second level cache and a main memory. For thread memory access requests, the core uses an address associated with an instruction format of the core. The first level cache uses an address format related to the size of the main memory plus an offset corresponding to hardware thread meta data. The second level cache uses a physical main memory address plus software thread meta data to store the memorymore »« less
Full Text Available

Similar Records

Title: Per-page control of physical address space distribution among memory modules

Abstract

Citation Formats

Method and apparatus for dynamically adjusting page size in a virtual memory range patent, June 2010

Method and mechanism for efficiently creating large virtual memory pages in a multiple page size environment patent, October 2008

Virtual to physical address translation scheme with granularity hint for identifying subsequent pages to be accessed patent, September 1995

Translation look-aside buffer including a single page size translation unit patent, May 1998

Variable page size translation lookaside buffer patent, June 1996

Method, system and computer program product for virtual memory support for managing translation look aside buffers with multiple page size support patent, August 2000

Prefetching in a virtual memory system based upon repeated accesses across page boundaries patent, January 2011

Memory addressing controlled by PTE fields patent, September 2010

Optimizing TLB entries for mixed page size storage in contiguous memory patent, April 2013

Translation lookaside buffer supporting multiple page sizes patent, May 1999

Processing system implementing multiple page size memory organization with multiple translation lookaside buffers having differing characteristics patent, September 2010

Extended page size using aggregated small pages patent, June 2012

Efficient address interleaving with simultaneous multiple locality options patent, May 2003

Method and apparatus for dynamically adjusting page size in a virtual memory range
patent, June 2010

Method and mechanism for efficiently creating large virtual memory pages in a multiple page size environment
patent, October 2008

Virtual to physical address translation scheme with granularity hint for identifying subsequent pages to be accessed
patent, September 1995

Translation look-aside buffer including a single page size translation unit
patent, May 1998

Variable page size translation lookaside buffer
patent, June 1996

Method, system and computer program product for virtual memory support for managing translation look aside buffers with multiple page size support
patent, August 2000

Prefetching in a virtual memory system based upon repeated accesses across page boundaries
patent, January 2011

Memory addressing controlled by PTE fields
patent, September 2010

Optimizing TLB entries for mixed page size storage in contiguous memory
patent, April 2013

Translation lookaside buffer supporting multiple page sizes
patent, May 1999

Processing system implementing multiple page size memory organization with multiple translation lookaside buffers having differing characteristics
patent, September 2010

Extended page size using aggregated small pages
patent, June 2012

Efficient address interleaving with simultaneous multiple locality options
patent, May 2003