System and method for protecting GPU memory instructions against faults
Abstract
A system and method for protecting memory instructions against faults are described. The system and method include converting the slave instructions to dummy operations, modifying memory arbiter to issue up to N master and N slave global/shared memory instructions per cycle, sending master memory requests to memory system, using slave requests for error checking, entering master requests to the GM/LM FIFO, storing slave requests in a register, and comparing the entered master requests with the stored slave requests.
- Inventors:
- Issue Date:
- Research Org.:
- Lawrence Livermore National Laboratory (LLNL), Livermore, CA (United States)
- Sponsoring Org.:
- USDOE
- OSTI Identifier:
- 1568179
- Patent Number(s):
- 10255132
- Application Number:
- 15/190,015
- Assignee:
- Advanced Micro Devices, Inc. (Sunnyvale, CA)
- Patent Classifications (CPCs):
-
G - PHYSICS G06 - COMPUTING G06F - ELECTRIC DIGITAL DATA PROCESSING
- DOE Contract Number:
- AC52-07NA27344; B600716
- Resource Type:
- Patent
- Resource Relation:
- Patent File Date: 06/22/2016
- Country of Publication:
- United States
- Language:
- English
Citation Formats
Kalamatianos, John, Mantor, Michael, and Gurumurthi, Sudhanva. System and method for protecting GPU memory instructions against faults. United States: N. p., 2019.
Web.
Kalamatianos, John, Mantor, Michael, & Gurumurthi, Sudhanva. System and method for protecting GPU memory instructions against faults. United States.
Kalamatianos, John, Mantor, Michael, and Gurumurthi, Sudhanva. Tue .
"System and method for protecting GPU memory instructions against faults". United States. https://www.osti.gov/servlets/purl/1568179.
@article{osti_1568179,
title = {System and method for protecting GPU memory instructions against faults},
author = {Kalamatianos, John and Mantor, Michael and Gurumurthi, Sudhanva},
abstractNote = {A system and method for protecting memory instructions against faults are described. The system and method include converting the slave instructions to dummy operations, modifying memory arbiter to issue up to N master and N slave global/shared memory instructions per cycle, sending master memory requests to memory system, using slave requests for error checking, entering master requests to the GM/LM FIFO, storing slave requests in a register, and comparing the entered master requests with the stored slave requests.},
doi = {},
journal = {},
number = ,
volume = ,
place = {United States},
year = {2019},
month = {4}
}
Works referenced in this record:
Synchronizing two processors as an integral part of fault detection
patent, September 1993
- McDonald, Keith M.
- US Patent Document 5,249,188
System and method for executing sequential code using a group of threads and single-instruction, multiple-thread processor incorporating the same
patent, September 2016
- Chakrabarti, Gautam; Lin, Yuan; Marathe, Jaydeep
- US Patent Document 9,436,475
Master Device for Manually Enabling and Disabling Read and Write Protectino to Parts of a Storage Disk or Disks for Users
patent-application, March 2008
- George, George Madathilparambil; George, Nikhil
- US Patent Application 11/519178; 20080066183
Abnormal Interrupt Request Processing
patent-application, August 2017
- Hirade, Takuya; Tsuboi, Yukitoshi; Okuda, Ryosuke
- US Patent Application 15/588246; 20170242809