Optimizing TLB entries for mixed page size storage in contiguous memory

Title: Optimizing TLB entries for mixed page size storage in contiguous memory

Abstract

A system and method for accessing memory are provided. The system comprises a lookup buffer for storing one or more page table entries, wherein each of the one or more page table entries comprises at least a virtual page number and a physical page number; a logic circuit for receiving a virtual address from said processor, said logic circuit for matching the virtual address to the virtual page number in one of the page table entries to select the physical page number in the same page table entry, said page table entry having one or more bits set to exclude a memory range from a page.

Inventors:: Chen, Dong; Gara, Alan; Giampapa, Mark E.; Heidelberger, Philip; Kriegel, Jon K.; Ohmacht, Martin; Steinmacher-Burow, Burkhard

Issue Date:: 2014-10-07

Research Org.:: International Business Machines Corp., Armonk, NY (United States)

Sponsoring Org.:: USDOE

OSTI Identifier:: 1532129

Patent Number(s):: 8,856,490

Application Number:: 13/618,730

Assignee:: International Business Machines Corporation (Armonk, NY)

DOE Contract Number:: B554331

Resource Type:: Patent

Resource Relation:: Patent File Date: 2012-09-14

Country of Publication:: United States

Language:: English

Citation Formats


                    Chen, Dong, Gara, Alan, Giampapa, Mark E., Heidelberger, Philip, Kriegel, Jon K., Ohmacht, Martin, and Steinmacher-Burow, Burkhard. Optimizing TLB entries for mixed page size storage in contiguous memory.  United States: N. p., 2014. 
        Web.

Copy to clipboard


                    Chen, Dong, Gara, Alan, Giampapa, Mark E., Heidelberger, Philip, Kriegel, Jon K., Ohmacht, Martin, & Steinmacher-Burow, Burkhard. Optimizing TLB entries for mixed page size storage in contiguous memory.  United States.

Copy to clipboard


                    Chen, Dong, Gara, Alan, Giampapa, Mark E., Heidelberger, Philip, Kriegel, Jon K., Ohmacht, Martin, and Steinmacher-Burow, Burkhard. Tue .  
        "Optimizing TLB entries for mixed page size storage in contiguous memory".  United States.  https://www.osti.gov/servlets/purl/1532129.

Copy to clipboard


                    
@article{osti_1532129,

  title        = {Optimizing TLB entries for mixed page size storage in contiguous memory},

  author       = {Chen, Dong and Gara, Alan and Giampapa, Mark E. and Heidelberger, Philip and Kriegel, Jon K. and Ohmacht, Martin and Steinmacher-Burow, Burkhard},

  abstractNote = {A system and method for accessing memory are provided. The system comprises a lookup buffer for storing one or more page table entries, wherein each of the one or more page table entries comprises at least a virtual page number and a physical page number; a logic circuit for receiving a virtual address from said processor, said logic circuit for matching the virtual address to the virtual page number in one of the page table entries to select the physical page number in the same page table entry, said page table entry having one or more bits set to exclude a memory range from a page.},

  doi          = {},

  journal      = {},
number       = ,

  volume       = ,

  place        = {United States},

  year         = {2014},

  month        = {10}

}

Copy to clipboard

Patent:

View Patent

Save / Share:

Export Metadata

Save to My Library

Works referenced in this record:

Multi-Petascale Highly Efficient Parallel Supercomputer
patent-application, September 2011

Asaad, Sameh; Bellofatto, Ralph E.; Blocksome, Michael A.
US Patent Document 13/004007; 20110219208
URL: http://appft.uspto.gov/netacgi/nph-Parser?Sect1=PTO1&Sect2=HITOFF&d=PG01&p=1&u=%2Fnetahtml%2FPTO%2Fsrchnum.html&r=1&f=G&l=50&s1=%2220110219208%22.PGNR.&OS=DN/20110219208&RS=DN/20110219208

TLB parity error recovery
patent, May 2005

Griffith, Jr., T. W.; Thatcher, Larry Edward
US Patent Document 6,901,540
URL: http://patft.uspto.gov/netacgi/nph-Parser?patentnumber=6901540

Block address translation circuit using two-bit to four-bit encoder
patent, May 1999

Martens, David James; Potter, Terence
US Patent Document 5,907,866
URL: http://patft.uspto.gov/netacgi/nph-Parser?patentnumber=5907866

Mapping an arbitrary number of contiguous memory pages at an arbitrary alignment
patent, February 2007

Hastings, Andrew B.
US Patent Document 7,181,587
URL: http://patft.uspto.gov/netacgi/nph-Parser?patentnumber=7181587

Translation look-aside buffer with variable page sizes
patent, April 2012

Steiss, Donald E.
US Patent Document 8,156,309
URL: http://patft.uspto.gov/netacgi/nph-Parser?patentnumber=8156309

Optimized scalable network switch
patent, December 2007

Blumrich, Matthias A.; Chen, Dong; Coteus, Paul W.
US Patent Document 7,305,487
URL: http://patft.uspto.gov/netacgi/nph-Parser?patentnumber=7305487

Similar records in DOE Patents and OSTI.GOV collections:

Optimizing TLB entries for mixed page size storage in contiguous memory

Patent Chen, Dong; Gara, Alan; Giampapa, Mark E.; ...

A system and method for accessing memory are provided. The system comprises a lookup buffer for storing one or more page table entries, wherein each of the one or more page table entries comprises at least a virtual page number and a physical page number; a logic circuit for receiving a virtual address from said processor, said logic circuit for matching the virtual address to the virtual page number in one of the page table entries to select the physical page number in the same page table entry, said page table entry having one or more bits set to excludemore » a memory range from a page.« less
Full Text Available
Single instruction multiple data page table walk scheduling at input output memory management unit

Patent Basu, Arkaprava; Van Tassell, Eric; Oskin, Mark; ...

A data processing system includes a memory and an input output memory management unit that is connected to the memory. The input output memory management unit is adapted to receive batches of address translation requests. The input output memory management unit has instructions that identify, from among the batches of address translation requests, a later batch having a lower number of memory access requests than an earlier batch, and selectively schedules access to a page table walker for each address translation request of a batch.
Full Text Available
Per-page control of physical address space distribution among memory modules

Patent Jayasena, Nuwan S.; Kim, Hyojong; Kim, Hyesoon

Systems, apparatuses, and methods for implementing per-page control of physical address space distribution among memory modules are disclosed. A computing system includes a plurality of processing units coupled to a plurality of memory modules. A determination is made as to which physical address space distribution granularity to implement for physical memory pages allocated for a first data structure. The determination can be made on a per-data-structure basis (e.g., file, page, block, etc.) or on a per-application-basis. A physical address space distribution granularity is encoded as a property of each physical memory page allocated for the first data structure, and physicalmore »« less
Full Text Available
Paging memory from random access memory to backing storage in a parallel computer

Patent Archer, Charles J; Blocksome, Michael A; Inglett, Todd A; ...

Paging memory from random access memory (`RAM`) to backing storage in a parallel computer that includes a plurality of compute nodes, including: executing a data processing application on a virtual machine operating system in a virtual machine on a first compute node; providing, by a second compute node, backing storage for the contents of RAM on the first compute node; and swapping, by the virtual machine operating system in the virtual machine on the first compute node, a page of memory from RAM on the first compute node to the backing storage on the second compute node.
Full Text Available
Non-volatile memory for checkpoint storage

Patent Blumrich, Matthias A.; Chen, Dong; Cipolla, Thomas M.; ...

A system, method and computer program product for supporting system initiated checkpoints in high performance parallel computing systems and storing of checkpoint data to a non-volatile memory storage device. The system and method generates selective control signals to perform checkpointing of system related data in presence of messaging activity associated with a user application running at the node. The checkpointing is initiated by the system such that checkpoint data of a plurality of network nodes may be obtained even in the presence of user applications running on highly parallel computers that include ongoing user messaging activity. In one embodiment, themore »« less
Full Text Available

Similar Records

Title: Optimizing TLB entries for mixed page size storage in contiguous memory

Abstract

Citation Formats

Multi-Petascale Highly Efficient Parallel Supercomputer patent-application, September 2011

TLB parity error recovery patent, May 2005

Block address translation circuit using two-bit to four-bit encoder patent, May 1999

Mapping an arbitrary number of contiguous memory pages at an arbitrary alignment patent, February 2007

Translation look-aside buffer with variable page sizes patent, April 2012

Optimized scalable network switch patent, December 2007

Multi-Petascale Highly Efficient Parallel Supercomputer
patent-application, September 2011

TLB parity error recovery
patent, May 2005

Block address translation circuit using two-bit to four-bit encoder
patent, May 1999

Mapping an arbitrary number of contiguous memory pages at an arbitrary alignment
patent, February 2007

Translation look-aside buffer with variable page sizes
patent, April 2012

Optimized scalable network switch
patent, December 2007