skip to main content
DOE Patents title logo U.S. Department of Energy
Office of Scientific and Technical Information

Title: Time-division multiplexing data bus

Abstract

A two-to-one multiplexor comprises a first data input configured to hold data provided from a first preceding asynchronous pipeline stage and a second data input configured to hold data provided from a second preceding asynchronous pipeline stage, a 4-phase bundled data protocol facilitating communication between the first and the second data inputs and the first and second preceding asynchronous pipeline stage, an arbitration unit connected to the first data input and the second data input, and configured to select which of the data from the first and the second data inputs is released, a request release unit, and a reset unit wherein the arbitration unit, the request release unit, and the reset unit implement and complete a second 4-phase bundled data protocol facilitating communication with a succeeding asynchronous pipeline stage for transmission of the data chosen by the arbitration unit thereby providing asynchronous multiplexing of the data.

Inventors:
Issue Date:
Research Org.:
Fermi National Accelerator Lab. (FNAL), Batavia, IL (United States)
Sponsoring Org.:
USDOE
OSTI Identifier:
1532072
Patent Number(s):
9928202
Application Number:
15/134,520
Assignee:
Fermi Research Alliance, LLC (Batavia, IL)
Patent Classifications (CPCs):
G - PHYSICS G06 - COMPUTING G06F - ELECTRIC DIGITAL DATA PROCESSING
DOE Contract Number:  
AC02-07CH11359
Resource Type:
Patent
Resource Relation:
Patent File Date: 2016-04-21
Country of Publication:
United States
Language:
English

Citation Formats

Hoff, James R. Time-division multiplexing data bus. United States: N. p., 2018. Web.
Hoff, James R. Time-division multiplexing data bus. United States.
Hoff, James R. Tue . "Time-division multiplexing data bus". United States. https://www.osti.gov/servlets/purl/1532072.
@article{osti_1532072,
title = {Time-division multiplexing data bus},
author = {Hoff, James R.},
abstractNote = {A two-to-one multiplexor comprises a first data input configured to hold data provided from a first preceding asynchronous pipeline stage and a second data input configured to hold data provided from a second preceding asynchronous pipeline stage, a 4-phase bundled data protocol facilitating communication between the first and the second data inputs and the first and second preceding asynchronous pipeline stage, an arbitration unit connected to the first data input and the second data input, and configured to select which of the data from the first and the second data inputs is released, a request release unit, and a reset unit wherein the arbitration unit, the request release unit, and the reset unit implement and complete a second 4-phase bundled data protocol facilitating communication with a succeeding asynchronous pipeline stage for transmission of the data chosen by the arbitration unit thereby providing asynchronous multiplexing of the data.},
doi = {},
journal = {},
number = ,
volume = ,
place = {United States},
year = {2018},
month = {3}
}

Patent:

Save / Share:

Works referenced in this record:

Universal pipeline latch for mousetrap logic circuits
patent, February 1995


MOUSETRAP: High-Speed Transition-Signaling Asynchronous Pipelines
journal, June 2007


Asynchronous pipeline with latch controllers
patent, October 2005


A Low-Overhead Asynchronous Interconnection Network for GALS Chip Multiprocessors
journal, April 2011


An analog VLSI chip with asynchronous interface for auditory feature extraction
journal, May 1998

  • Kumar, N.; Himmelbauer, W.; Cauwenberghs, G.
  • IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, Vol. 45, Issue 5
  • https://doi.org/10.1109/82.673642

FPHX: A new silicon strip readout chip for the PHENIX experiment at RHIC
conference, October 2009

  • Hoff, J. R.; Zimmerman, T. N.; Yarema, R. J.
  • 2009 IEEE Nuclear Science Symposium and Medical Imaging Conference (NSS/MIC 2009), 2009 IEEE Nuclear Science Symposium Conference Record (NSS/MIC)
  • https://doi.org/10.1109/NSSMIC.2009.5401873

Fermilab silicon strip readout chip for BTeV
journal, June 2005


MOUSETRAP: ultra-high-speed transition-signaling asynchronous pipelines
conference, January 2001

  • Singh, M.; Nowick, S. M.
  • 2001 International Conference on Computer Design. ICCD 2001, Proceedings 2001 IEEE International Conference on Computer Design: VLSI in Computers and Processors. ICCD 2001
  • https://doi.org/10.1109/ICCD.2001.954997

Apparatus and method for fairness arbitration for a shared pipeline in a large SMP computer system
patent, March 2010


FSSR2, a Self-Triggered Low Noise Readout Chip for Silicon Strip Detectors
journal, August 2006