System and method for hardware scheduling of conditional barriers and impatient barriers
Abstract
A method and a system are provided for hardware scheduling of barrier instructions. Execution of a plurality of threads to process instructions of a program that includes a barrier instruction is initiated, and when each thread reaches the barrier instruction during execution of program, it is determined whether the thread participates in the barrier instruction. The threads that participate in the barrier instruction are then serially executed to process one or more instructions of the program that follow the barrier instruction. A method and system are also provided for impatient scheduling of barrier instructions. When a portion of the threads that is greater than a minimum number of threads and less than all of the threads in the plurality of threads reaches the barrier instruction each of the threads in the portion is serially executed to process one or more instructions of the program that follow the barrier instruction.
- Inventors:
- Issue Date:
- Research Org.:
- NVIDIA Corp. Santa Clara, CA (United States)
- Sponsoring Org.:
- USDOE
- OSTI Identifier:
- 1531944
- Patent Number(s):
- 9448803
- Application Number:
- 13/794,578
- Assignee:
- NVIDIA Corporation (Santa Clara, CA)
- Patent Classifications (CPCs):
-
G - PHYSICS G06 - COMPUTING G06F - ELECTRIC DIGITAL DATA PROCESSING
- DOE Contract Number:
- B599861
- Resource Type:
- Patent
- Resource Relation:
- Patent File Date: 2013-03-11
- Country of Publication:
- United States
- Language:
- English
Citation Formats
Lindholm, John Erik, Karras, Tero Tapani, Aila, Timo Oskari, and Laine, Samuli Matias. System and method for hardware scheduling of conditional barriers and impatient barriers. United States: N. p., 2016.
Web.
Lindholm, John Erik, Karras, Tero Tapani, Aila, Timo Oskari, & Laine, Samuli Matias. System and method for hardware scheduling of conditional barriers and impatient barriers. United States.
Lindholm, John Erik, Karras, Tero Tapani, Aila, Timo Oskari, and Laine, Samuli Matias. Tue .
"System and method for hardware scheduling of conditional barriers and impatient barriers". United States. https://www.osti.gov/servlets/purl/1531944.
@article{osti_1531944,
title = {System and method for hardware scheduling of conditional barriers and impatient barriers},
author = {Lindholm, John Erik and Karras, Tero Tapani and Aila, Timo Oskari and Laine, Samuli Matias},
abstractNote = {A method and a system are provided for hardware scheduling of barrier instructions. Execution of a plurality of threads to process instructions of a program that includes a barrier instruction is initiated, and when each thread reaches the barrier instruction during execution of program, it is determined whether the thread participates in the barrier instruction. The threads that participate in the barrier instruction are then serially executed to process one or more instructions of the program that follow the barrier instruction. A method and system are also provided for impatient scheduling of barrier instructions. When a portion of the threads that is greater than a minimum number of threads and less than all of the threads in the plurality of threads reaches the barrier instruction each of the threads in the portion is serially executed to process one or more instructions of the program that follow the barrier instruction.},
doi = {},
journal = {},
number = ,
volume = ,
place = {United States},
year = {Tue Sep 20 00:00:00 EDT 2016},
month = {Tue Sep 20 00:00:00 EDT 2016}
}
Save to My Library
You must Sign In or Create an Account in order to save documents to your library.
Works referenced in this record:
Virtual multithreading translation mechanism including retrofit capability
patent, February 2010
- Samra, Nicholas G.; Huang, Andrew Shane
- US Patent Document 7,669,203
Task execution using multiple pools of processing threads, each pool dedicated to execute different types of sub-tasks
patent, June 2012
- Roytman, Evgeny; Hegerich, Michael G.; Virgil, Michael
- US Patent Document 8,209,702
Cooperative Thread Array Reduction and Scan Operations
patent-application, March 2011
- Fahs, Brian; Siu, Ming Y.; Coon, Brett W.
- US Patent Application 12/890227; 20110078417
Behavior Based Client Selection for Disparate Treatment
patent-application, June 2012
- O'Connell, Brian M.; Walker, Keith R.
- US Patent Application 12/968429; 20120158886
Hardware Scheduling of Ordered Critical Code Sections
patent-application, May 2014
- Lindholm, John Erik; Karras, Tero Tapani; Laine, Samuli Matias
- US Patent Application 13/660741; 20140123150
Programming environment for heterogeneous processor resource integration
patent-application, October 2008
- Wang, Perry; Collins, Jamison; Chinya, Gautham
- US Patent Document 11/786920; 20080256330
Multiprocessor Control Unit, Control Method Performed by the Same, and Integrated Circuit
patent-application, June 2010
- Nishioka, Shinichiro
- US Patent Application 12/377938; 20100153761
Program thread syncronization
patent-application, May 2007
- Collard, Jean-Francois C. P.; Jouppi, Norman Paul; Schlansker, Michael S.
- US Patent Application 11/271535; 20070113232
System and Method for Hardware Scheduling of Indexed Barriers
patent-application, September 2014
- Lindholm, John Erik; Karras, Tero Tapani
- US Patent Application 13/844541; 20140282566