Software only intra-compute unit redundant multithreading for GPUs
Abstract
A system, method and computer program product to execute a first and a second work-item, and compare the signature variable of the first work-item to the signature variable of the second work-item. The first and the second work-items are mapped to an identifier via software. This mapping ensures that the first and second work-items execute exactly the same data for exactly the same code without changes to the underlying hardware. By executing the first and second work-items independently, the underlying computation of the first and second work-item can be verified. Moreover, system performance is not substantially affected because the execution results of the first and second work-items are compared only at specified comparison points.
- Inventors:
- Issue Date:
- Research Org.:
- Lawrence Livermore National Laboratory (LLNL), Livermore, CA (United States)
- Sponsoring Org.:
- USDOE
- OSTI Identifier:
- 1531913
- Patent Number(s):
- 9367372
- Application Number:
- 13/920,574
- Assignee:
- Advanced Micro Devices, Inc. (Sunnyvale, CA)
- Patent Classifications (CPCs):
-
G - PHYSICS G06 - COMPUTING G06F - ELECTRIC DIGITAL DATA PROCESSING
- DOE Contract Number:
- AC52-07NA27344; B600716
- Resource Type:
- Patent
- Resource Relation:
- Patent File Date: 2013-06-18
- Country of Publication:
- United States
- Language:
- English
Citation Formats
Lyashevsky, Alexander, Gurumurthi, Sudhanva, and Sridharan, Vilas. Software only intra-compute unit redundant multithreading for GPUs. United States: N. p., 2016.
Web.
Lyashevsky, Alexander, Gurumurthi, Sudhanva, & Sridharan, Vilas. Software only intra-compute unit redundant multithreading for GPUs. United States.
Lyashevsky, Alexander, Gurumurthi, Sudhanva, and Sridharan, Vilas. Tue .
"Software only intra-compute unit redundant multithreading for GPUs". United States. https://www.osti.gov/servlets/purl/1531913.
@article{osti_1531913,
title = {Software only intra-compute unit redundant multithreading for GPUs},
author = {Lyashevsky, Alexander and Gurumurthi, Sudhanva and Sridharan, Vilas},
abstractNote = {A system, method and computer program product to execute a first and a second work-item, and compare the signature variable of the first work-item to the signature variable of the second work-item. The first and the second work-items are mapped to an identifier via software. This mapping ensures that the first and second work-items execute exactly the same data for exactly the same code without changes to the underlying hardware. By executing the first and second work-items independently, the underlying computation of the first and second work-item can be verified. Moreover, system performance is not substantially affected because the execution results of the first and second work-items are compared only at specified comparison points.},
doi = {},
journal = {},
number = ,
volume = ,
place = {United States},
year = {2016},
month = {6}
}
Works referenced in this record:
Parallel data processing apparatus
patent-application, November 2002
- Stuttard, Dave; Williamsd, Dave; O'Dea, Eamon
- US Patent Application 09/972797; 20020174318
Method for transmitting data
patent-application, July 2006
- Harter, Werner; Zarga, Heikel; Boehl, Eberhard
- US Patent Application 10/534603; 20060156127
Control of multiple computer processes using a mutual exclusion primitive ordering mechanism
patent, December 2002
- Williams, Emrys J.
- US Patent Document 6,499,048
Method and apparatus for computer system reliability
patent-application, August 2002
- Hofstee, Harm Peter; Nair, Ravi
- US Patent Application 09/791143; 20020116662
Error handling system in a redundant processor
patent-application, November 2005
- Jardine, Robert L.; Klecka, James S.; Bruckert, William F.
- US Patent Application 11/045401; 20050246581
method for operating an arithmetic unit
patent-application, December 2012
- Mueller, Bernd; Ferch, Markus; Collani, Yorck Von
- US Patent Application 13/516313; 20120317576
Simultaneously multithreaded processing and single event failure detection method
patent-application, July 2006
- Grayer, Eugene
- US Patent Application 11/029706; 20060150186
Low cost test option using redundant logic
patent-application, July 2005
- Haehn, Steven L.
- US Patent Application 10/752942; 20050147048
Tracking modified pages on a computer system
patent-application, June 2006
- Puthukattukaran, James J.; Shute, Derek F.
- US Patent Application 10/997409; 20060117300
Fault-detecting computer system
patent-application, June 2005
- Osecky, Benjamin Daniel; Gaither, Blaine Douglas
- US Patent Application 10/726976; 20050138485
Test method and architecture for circuits having inputs
patent-application, August 2004
- Lee, Kuen-Jong; Chen, Jih-Jeen; Huang, Cheng-Hua
- US Patent Application 10/441691; 20040153921
System for integrated data integrity verification and method thereof
patent-application, October 2006
- Moyer, William C.
- US Patent Application 11/094593; 20060230315
State History Storage for Synchronizing Redundant Processors
patent-application, July 2010
- Mukherjee, Shubhendu S.; Biswas, Arijit; Racunas, Paul R.
- US Patent Application 12/347961; 20100169693
Process for Maintaining Execution Synchronization Between Several Asynchronous Processors Working in Parallel and in a Redundant Manner
patent-application, August 2008
- Ple, Christophe
- US Patent Application 12/030461; 20080196037
Parallel Data Processing Apparatus
patent-application, January 2008
- Stuttard, Dave; Williams, Dave; O'Dea, Eamon
- US Patent Application 11/748367; 20080008393
Secure virtual-machine monitor
patent-application, May 2007
- Worley, JR., William S.
- US Patent Application 11/588117; 20070106986
Processor and Signature Generation Method, and Multiple System and Multiple Execution Verification Method
patent-application, October 2009
- Sato, Mitsuru
- US Patent Application 12/390894; 20090249034
Task Execution & Management in a Clustered Computing Environment
patent-application, March 2014
- Factor, Michael E.; Hadas, David; Kolodner, Elliot K.
- US Patent Application 13/598638; 20140068620
Processor including efficient signature generation for logic error protection
patent, January 2011
- Quach, Nhon
- US Patent Document 7,865,770
Works referencing / citing this record:
Paired value comparison for redundant multi-threading operations
patent, August 2018
- Lowell, Daniel I.; Gupta, Manish
- US Patent Document 10,042,687