Software only intra-compute unit redundant multithreading for GPUs

Title: Software only intra-compute unit redundant multithreading for GPUs

Full Record
Other Related Research

Abstract

A system, method and computer program product to execute a first and a second work-item, and compare the signature variable of the first work-item to the signature variable of the second work-item. The first and the second work-items are mapped to an identifier via software. This mapping ensures that the first and second work-items execute exactly the same data for exactly the same code without changes to the underlying hardware. By executing the first and second work-items independently, the underlying computation of the first and second work-item can be verified. Moreover, system performance is not substantially affected because the execution results of the first and second work-items are compared only at specified comparison points.

Inventors:: Lyashevsky, Alexander; Gurumurthi, Sudhanva; Sridharan, Vilas

Issue Date:: 2016-06-14

Research Org.:: Lawrence Livermore National Lab. (LLNL), Livermore, CA (United States)

Sponsoring Org.:: USDOE

OSTI Identifier:: 1531913

Patent Number(s):: 9,367,372

Application Number:: 13/920,574

Assignee:: Advanced Micro Devices, Inc. (Sunnyvale, CA)

DOE Contract Number:: AC52-07NA27344; B600716

Resource Type:: Patent

Resource Relation:: Patent File Date: 2013-06-18

Country of Publication:: United States

Language:: English

Citation Formats


                    Lyashevsky, Alexander, Gurumurthi, Sudhanva, and Sridharan, Vilas. Software only intra-compute unit redundant multithreading for GPUs.  United States: N. p., 2016. 
        Web.

Copy to clipboard


                    Lyashevsky, Alexander, Gurumurthi, Sudhanva, & Sridharan, Vilas. Software only intra-compute unit redundant multithreading for GPUs.  United States.

Copy to clipboard


                    Lyashevsky, Alexander, Gurumurthi, Sudhanva, and Sridharan, Vilas. Tue .  
        "Software only intra-compute unit redundant multithreading for GPUs".  United States.  https://www.osti.gov/servlets/purl/1531913.

Copy to clipboard


                    
@article{osti_1531913,

  title        = {Software only intra-compute unit redundant multithreading for GPUs},

  author       = {Lyashevsky, Alexander and Gurumurthi, Sudhanva and Sridharan, Vilas},

  abstractNote = {A system, method and computer program product to execute a first and a second work-item, and compare the signature variable of the first work-item to the signature variable of the second work-item. The first and the second work-items are mapped to an identifier via software. This mapping ensures that the first and second work-items execute exactly the same data for exactly the same code without changes to the underlying hardware. By executing the first and second work-items independently, the underlying computation of the first and second work-item can be verified. Moreover, system performance is not substantially affected because the execution results of the first and second work-items are compared only at specified comparison points.},

  doi          = {},

  journal      = {},
number       = ,

  volume       = ,

  place        = {United States},

  year         = {2016},

  month        = {6}

}

Copy to clipboard

Patent:

View Patent

Save / Share:

Export Metadata

Save to My Library

Similar records in DOE Patents and OSTI.GOV collections:

Software only inter-compute unit redundant multithreading for GPUs

Patent Lyashevsky, Alexander; Gurumurthi, Sudhanva; Sridharan, Vilas

A system, method and computer program product to execute a first and a second work-group, and compare the signature variables of the first work-group to the signature variables of the second work-group via a synchronization mechanism. The first and the second work-group are mapped to an identifier via software. This mapping ensures that the first and second work-groups execute exactly the same data for exactly the same code without changes to the underlying hardware. By executing the first and second work-groups independently, the underlying computation of the first and second work-groups can be verified. Moreover, system performance is not substantiallymore »« less
Full Text Available
Verifying speculative multithreading in an application

Patent Felton, Mitchell D

Verifying speculative multithreading in an application executing in a computing system, including: executing one or more test instructions serially thereby producing a serial result, including insuring that all data dependencies among the test instructions are satisfied; executing the test instructions speculatively in a plurality of threads thereby producing a speculative result; and determining whether a speculative multithreading error exists including: comparing the serial result to the speculative result and, if the serial result does not match the speculative result, determining that a speculative multithreading error exists.
Full Text Available
Verifying speculative multithreading in an application

Patent Felton, Mitchell D

Verifying speculative multithreading in an application executing in a computing system, including: executing one or more test instructions serially thereby producing a serial result, including insuring that all data dependencies among the test instructions are satisfied; executing the test instructions speculatively in a plurality of threads thereby producing a speculative result; and determining whether a speculative multithreading error exists including: comparing the serial result to the speculative result and, if the serial result does not match the speculative result, determining that a speculative multithreading error exists.
Full Text Available
Multithreading in vector processors

Patent Evangelinos, Constantinos; Kim, Changhoan; Nair, Ravi

In one embodiment, a system includes a processor having a vector processing mode and a multithreading mode. The processor is configured to operate on one thread per cycle in the multithreading mode. The processor includes a program counter register having a plurality of program counters, and the program counter register is vectorized. Each program counter in the program counter register represents a distinct corresponding thread of a plurality of threads. The processor is configured to execute the plurality of threads by activating the plurality of program counters in a round robin cycle.
Full Text Available
Signaling completion of a message transfer from an origin compute node to a target compute node

Patent Blocksome, Michael A [Rochester, MN]

Signaling completion of a message transfer from an origin node to a target node includes: sending, by an origin DMA engine, an RTS message, the RTS message specifying an application message for transfer to the target node from the origin node; receiving, by the origin DMA engine, a remote get message containing a data descriptor for the message and a completion notification descriptor, the completion notification descriptor specifying a local memory FIFO data transfer operation for transferring data locally on the origin node; inserting, by the origin DMA engine in an injection FIFO buffer, the data descriptor followed by themore »« less
Full Text Available

Similar Records