DOE Patents title logo U.S. Department of Energy
Office of Scientific and Technical Information

Title: Ground-referenced single-ended memory interconnect

Abstract

A system is provided for transmitting signals. The system includes a ground-referenced single-ended signaling (GRS) driver circuit that is configured to pre-charge a first capacitor to store a first charge between a first output node and a first reference node based on a first input data signal during a first pre-charge phase and drive an output signal relative to a ground network based on the first charge during a first drive phase. A control circuit is configured to generate a first set of control signals based on the first input data signal and a first clock signal, where the first set of control signals causes the first GRS driver circuit to operate in either the first pre-charge phase or in the first drive phase.

Inventors:
Issue Date:
Research Org.:
NVIDIA Corp., Santa Clara, CA (United States)
Sponsoring Org.:
USDOE
OSTI Identifier:
1531816
Patent Number(s):
9153314
Application Number:
13/890,899
Assignee:
NVIDIA Corporation (Santa Clara, CA)
Patent Classifications (CPCs):
G - PHYSICS G11 - INFORMATION STORAGE G11C - STATIC STORES
H - ELECTRICITY H01 - BASIC ELECTRIC ELEMENTS H01L - SEMICONDUCTOR DEVICES
DOE Contract Number:  
B599861
Resource Type:
Patent
Resource Relation:
Patent File Date: 2013-05-09
Country of Publication:
United States
Language:
English

Citation Formats

Dally, William J. Ground-referenced single-ended memory interconnect. United States: N. p., 2015. Web.
Dally, William J. Ground-referenced single-ended memory interconnect. United States.
Dally, William J. Tue . "Ground-referenced single-ended memory interconnect". United States. https://www.osti.gov/servlets/purl/1531816.
@article{osti_1531816,
title = {Ground-referenced single-ended memory interconnect},
author = {Dally, William J.},
abstractNote = {A system is provided for transmitting signals. The system includes a ground-referenced single-ended signaling (GRS) driver circuit that is configured to pre-charge a first capacitor to store a first charge between a first output node and a first reference node based on a first input data signal during a first pre-charge phase and drive an output signal relative to a ground network based on the first charge during a first drive phase. A control circuit is configured to generate a first set of control signals based on the first input data signal and a first clock signal, where the first set of control signals causes the first GRS driver circuit to operate in either the first pre-charge phase or in the first drive phase.},
doi = {},
journal = {},
number = ,
volume = ,
place = {United States},
year = {2015},
month = {10}
}

Works referenced in this record:

Parallel Array Architecture for a Graphics Processor
patent-application, July 2007


Ground-Referenced Single-Ended Signaling Connected Graphics Processing Unit Multi-Chip Module
patent-application, September 2014


Regulated inverting power supply
patent, September 2000


Semiconductor integrated circuit for use in direct memory access
patent-application, October 2003


Offset compensation in local-probe data storage devices
patent-application, September 2005


Ground-Referenced Single-Ended Signaling Connected Graphics Processing Unit Multi-Chip Module
patent-application, September 2014


Switched-Capacitor Charge Pumps
patent-application, September 2010


Rank sparing system and method
patent-application, January 2009


Switched-Capacitor Regulators
patent-application, September 2008


Ground Referenced Single-Ended Signaling
patent-application, February 2014


Signal Processing Circuit
patent-application, June 2012


Multi-Tap Direct Sub-sampling Mixing System for Wireless Receivers
patent-application, January 2009


Duty detection circuit and method for controlling the same
patent-application, October 2006


Ground-Referenced Single-Ended System-on-Package
patent-application, September 2014


Charge domain filter and method thereof
patent, April 2014


Multi-Chip Build-Up Package of Optoelectronic Chip
patent-application, July 2007


Ground Referenced Single-Ended Signaling
patent-application, August 2013


Semiconductor chip and multi-chip package
patent-application, February 2007


On-package multiprocessor ground-referenced single-ended interconnect
patent, October 2014


Thin multichip flex-module
patent-application, September 2007


Method and System for Accessing a Flash Memory Device
patent-application, July 2013


Multi-Phase Ground-Referenced Single-Ended Signaling
patent-application, September 2014


Ground referenced single-ended signaling
patent, December 2013


3D IC Structure and Method
patent-application, April 2014


Single-ended memory interface system
patent-application, November 2003


On-Package Multiprocessor Ground-Referenced Single-Ended Interconnect
patent-application, September 2014


Multiple sampling sample and hold architectures
patent-application, September 2007


Sense Amplifier for Flash Memory
patent-application, February 2014


Device Access System
patent-application, June 2013


Direct Sampling Circuit and Receiver
patent-application, August 2011


Incorporating an Independent Logic Block in a System-on-a-Chip
patent-application, March 2012


Negative Voltage Generators
patent-application, December 2013


Semiconductor Memory Device and Manufacturing the Same
patent-application, September 2011


Multimodal memory controllers
patent-application, August 2008


Circuit with programmable signal bandwidth and method thereof
patent, June 2011


Incorporating an independent logic block in a system-on-a-chip
patent, March 2013


Self-Oscillating Regulated Low-Ripple Charge Pump and Method
patent-application, July 2009


Power Control for Information Handling System Having Shared Resources
patent-application, February 2012


Data-Driven Charge-Pump Transmitter for Differential Signaling
patent-application, August 2013


Uniform multi-chip identification and routing system
patent, December 2013


High Speed Memory Architecture
patent-application, February 2010


Ground-Referenced Single-Ended Memory Interconnect
patent-application, September 2014


Systems and methods for control with a multi-chip module with multiple dies
patent, September 2013


Optical transmission module
patent-application, June 2004


Adjusting for Charge Loss in a Memory
patent-application, August 2010


Method for reducing tuning etch in a clock-forwarded interface
patent-application, August 2002


Storage Apparatus and Data Control Method
patent-application, April 2012


    Works referencing / citing this record:

    Data-driven charge-pump transmitter for differential signaling
    patent, May 2016