Ground-referenced single-ended memory interconnect
Abstract
A system is provided for transmitting signals. The system comprises a first processing unit, a memory subsystem, and a package. The first processing unit is configured to include a first ground-referenced single-ended signaling (GRS) interface circuit. The memory subsystem is configured to include a second GRS interface circuit. The package is configured to include one or more electrical traces that couple the first GRS interface to the second GRS interface, where the first GRS interface circuit and the second GRS interface circuit are each configured to transmit a pulse along one trace of the one or more electrical traces by discharging a capacitor between the one trace and a ground network.
- Inventors:
- Issue Date:
- Research Org.:
- NVIDIA Corp., Santa Clara, CA (United States)
- Sponsoring Org.:
- USDOE
- OSTI Identifier:
- 1531815
- Patent Number(s):
- 9147447
- Application Number:
- 13/844,570
- Assignee:
- NVIDIA Corporation (Santa Clara, CA)
- Patent Classifications (CPCs):
-
G - PHYSICS G11 - INFORMATION STORAGE G11C - STATIC STORES
H - ELECTRICITY H01 - BASIC ELECTRIC ELEMENTS H01L - SEMICONDUCTOR DEVICES
- DOE Contract Number:
- B599861
- Resource Type:
- Patent
- Resource Relation:
- Patent File Date: 2013-03-15
- Country of Publication:
- United States
- Language:
- English
Citation Formats
Dally, William J., Khailany, Brucek Kurdo, Greer, III, Thomas Hastings, and Poulton, John W. Ground-referenced single-ended memory interconnect. United States: N. p., 2015.
Web.
Dally, William J., Khailany, Brucek Kurdo, Greer, III, Thomas Hastings, & Poulton, John W. Ground-referenced single-ended memory interconnect. United States.
Dally, William J., Khailany, Brucek Kurdo, Greer, III, Thomas Hastings, and Poulton, John W. Tue .
"Ground-referenced single-ended memory interconnect". United States. https://www.osti.gov/servlets/purl/1531815.
@article{osti_1531815,
title = {Ground-referenced single-ended memory interconnect},
author = {Dally, William J. and Khailany, Brucek Kurdo and Greer, III, Thomas Hastings and Poulton, John W.},
abstractNote = {A system is provided for transmitting signals. The system comprises a first processing unit, a memory subsystem, and a package. The first processing unit is configured to include a first ground-referenced single-ended signaling (GRS) interface circuit. The memory subsystem is configured to include a second GRS interface circuit. The package is configured to include one or more electrical traces that couple the first GRS interface to the second GRS interface, where the first GRS interface circuit and the second GRS interface circuit are each configured to transmit a pulse along one trace of the one or more electrical traces by discharging a capacitor between the one trace and a ground network.},
doi = {},
journal = {},
number = ,
volume = ,
place = {United States},
year = {Tue Sep 29 00:00:00 EDT 2015},
month = {Tue Sep 29 00:00:00 EDT 2015}
}
Works referenced in this record:
Ground referenced single-ended signaling
patent, December 2013
- Poulton, John W.; Greer, III, Thomas Hastings; Dally, William J.
- US Patent Document 8,611,437
3D IC Structure and Method
patent-application, April 2014
- Chi, Shyh-An
- US Patent Application 14/101424; 20140091834
Parallel Array Architecture for a Graphics Processor
patent-application, July 2007
- Danskin, John M.; Montrym, John S.; Lindholm, John Erik
- US Patent Application 11/611745; 20070159488
Ground-Referenced Single-Ended Signaling Connected Graphics Processing Unit Multi-Chip Module
patent-application, September 2014
- Dally, William J.; Alben, Jonah M.; Poulton, John W.
- US Patent Application 13/973947; 20140266417
Single-ended memory interface system
patent-application, November 2003
- To, Hing Y.; McCall, James A.
- US Patent Application 10/138540; 20030208668
Regulated inverting power supply
patent, September 2000
- Janz, Donald W.
- US Patent Document 6,125,047
Multiple sampling sample and hold architectures
patent-application, September 2007
- Aghtar, Saeed
- US Patent Application 11/371136; 20070210835
Sense Amplifier for Flash Memory
patent-application, February 2014
- Chan, Johnny; Huang, Koyimg
- US Patent Application 13/563337; 20140036596
Device Access System
patent-application, June 2013
- Matsuse, Shuhsaku
- US Patent Application 13/721562; 20130166519
Semiconductor integrated circuit for use in direct memory access
patent-application, October 2003
- Dellow, Andrew
- US Patent Application 10/354908; 20030185067
Filter Automatic Adjustment Circuit and Method for Adjusting Characteristic Frequency of Filter and Wireless Communication Apparatus Provided with the Same
patent-application, June 2011
- Fukusen, Masaru; Miyawaki, Daisuke
- US Patent Application 12/880433; 20110128071
Offset compensation in local-probe data storage devices
patent-application, September 2005
- Baechtold, Peter; Cherubini, Giovanni; Eleftherious, Evangelos S.
- US Patent Application 11/083405; 20050207234
Ground-Referenced Single-Ended Signaling Connected Graphics Processing Unit Multi-Chip Module
patent-application, September 2014
- Dally, William J.; Alben, Jonah M.; Poulton, John W.
- US Patent Application 13/973952; 20140281383
Switched-Capacitor Charge Pumps
patent-application, September 2010
- Gebara, Fadi H.; Kuang, Jente B.; Mathews, Abraham
- US Patent Application 12/778960: 20100220541
Methods for Stacking Wire-Bonded Integrated Circuit Dice on Flip-Chip Bonded Integrated Circuit Dice
patent-application, December 2008
- Wark, James M.
- US Patent Application 12/197514; 20080311702
Direct Sampling Circuit and Receiver
patent-application, August 2011
- Morishita, Yohei; Saito, Noriaki
- US Patent Application 13/122475; 20110199122
Rank sparing system and method
patent-application, January 2009
- Warnes, Lidia; Calhoun, Michael; Carr, Dennis
- US Patent Application 11/878860; 20090031078
Semiconductor integrated circuit and system of controlling the same
patent, March 2013
- Hatori, Fumitoshi
- US Patent Document 8,395,410
Switched-Capacitor Regulators
patent-application, September 2008
- Mok, Kwok Tai Philip; Lee, Hoi
- US Patent Application 12/059975; 20080212347
Negative Voltage Generators
patent-application, December 2013
- Cassia, Marco
- US Patent Application 13/646275; 20130328597
Signal Processing Circuit
patent-application, June 2012
- Kurokawa, Yoshiyuki
- US Patent Application 13/336284; 20120163071
Three-Dimensional Stacked Structure Semiconductor Device Having Through-Silicon Via and Signaling Method for the Semiconductor Device
patent-application, December 2011
- Lee, Jong-joo
- US Patent Application 13/080042; 20110309475
Semiconductor Memory Device and Manufacturing the Same
patent-application, September 2011
- Ishii, Hitoshi; Okumura, Naohisa
- US Patent Application 13/051582; 20110233741
Multi-Tap Direct Sub-sampling Mixing System for Wireless Receivers
patent-application, January 2009
- Lee, Meng-Chang; Muhammad, Khurram
- US Patent Application 11/935318; 20090002066
Multimodal memory controllers
patent-application, August 2008
- Dreps, Daniel M.; McCredie, Bradley D.
- US Patent Application 12/102036; 20080189457
Circuit with programmable signal bandwidth and method thereof
patent, June 2011
- Huang, Ming-Feng; Tseng, Ming-Hau
- US Patent Document 7,962,115
Duty detection circuit and method for controlling the same
patent-application, October 2006
- Kitayama, Makoto
- US Patent Application 11/401889; 20060232311
Self-Oscillating Regulated Low-Ripple Charge Pump and Method
patent-application, July 2009
- Ivanov, Vadim V.; Janjic, Tadija
- US Patent Application 12/011244; 20090189681
Ground-Referenced Single-Ended System-on-Package
patent-application, September 2014
- Dally, William J.; Poulton, John W.; Greer, III, Thomas Harding
- US Patent Application 13/938161; 20140269012
Data-Driven Charge-Pump Transmitter for Differential Signaling
patent-application, August 2013
- Poulton, John W.; Greer, III, Thomas Hastings; Dally, William J.
- US Patent Application 13/361843; 20130194031
Uniform multi-chip identification and routing system
patent, December 2013
- Loh, Gabriel H.; Beckmann, Bradford M.; Chung, Jaewoong
- US Patent Document 8,621,131
High Speed Memory Architecture
patent-application, February 2010
- Bruennert, Michael; Gregorius, Peter; Braun, Georg
- US Patent Application 12/194414; 20100046266
Charge domain filter and method thereof
patent, April 2014
- Huang, Ming-Feng
- US Patent Document 8,710,920
Systems and methods for control with a multi-chip module with multiple dies
patent, September 2013
- Sabapathy, Sam Gnana; Tessarolo, Alexander
- US Patent Document 8,538,558
Optical transmission module
patent-application, June 2004
- Tanaka, Tomokazu; Antony, Cleitus; Matsue, Hiroo
- US Patent Application 10/384509; 20040114650
Multi-output power supply device having charge pump circuit
patent, January 2012
- Abe, Hirohisa
- US Patent Document 8,102,157
Power control for information handling system having shared resources
patent, November 2013
- Sultenfuss, Andrew T.
- US Patent Document 8,583,953
Ground Referenced Single-Ended Signaling
patent-application, August 2013
- Poulton, John W.; Greer, III, Thomas Hastings; Dally, William J.
- US Patent Application 13/359433; 20130195165
Adjusting for Charge Loss in a Memory
patent-application, August 2010
- Roohparvar, Frankie F.
- US Patent Application 12/763613; 20100202202
On-package multiprocessor ground-referenced single-ended interconnect
patent, October 2014
- Dally, William J.; Khailany, Brucek Kurdo; Poulton, John W.
- US Patent Document 8,854,123
Method and System for Accessing a Flash Memory Device
patent-application, July 2013
- Kim, Jin-Ki; Pyeon, Hong Beom
- US Patent Application 13/790361; 20130188422
Thin multichip flex-module
patent-application, September 2007
- Clayton, James E.
- US Patent Application 11/715142; 20070211711
Ground-Referenced Single-Ended Memory Interconnect
patent-application, September 2014
- Dally, William J.
- US Patent Application 13/890899; 20140269010
Multi-Phase Ground-Referenced Single-Ended Signaling
patent-application, September 2014
- Dally, William J.; Paulton, John W.; Greer, III, Thomas HArding
- US Patent Application 13/933058; 20140269011
Storage Apparatus and Data Control Method
patent-application, April 2012
- Kawamura, Atsushi; Ogawa, Junji
- US Patent Application 12/992028; 20120102260
Method for reducing tuning etch in a clock-forwarded interface
patent-application, August 2002
- Burns, Douglas J.; Dame, Roger
- US Patent Application 09/770589; 20020104035
Works referencing / citing this record:
Data-driven charge-pump transmitter for differential signaling
patent, May 2016
- Poulton, John W.; Greer, III, Thomas Hastings; Dally, William J.
- US Patent Document 9,338,036