DOE Patents title logo U.S. Department of Energy
Office of Scientific and Technical Information

Title: Ground-referenced single-ended memory interconnect

Abstract

A system is provided for transmitting signals. The system comprises a first processing unit, a memory subsystem, and a package. The first processing unit is configured to include a first ground-referenced single-ended signaling (GRS) interface circuit. The memory subsystem is configured to include a second GRS interface circuit. The package is configured to include one or more electrical traces that couple the first GRS interface to the second GRS interface, where the first GRS interface circuit and the second GRS interface circuit are each configured to transmit a pulse along one trace of the one or more electrical traces by discharging a capacitor between the one trace and a ground network.

Inventors:
; ; ;
Issue Date:
Research Org.:
NVIDIA Corp., Santa Clara, CA (United States)
Sponsoring Org.:
USDOE
OSTI Identifier:
1531815
Patent Number(s):
9147447
Application Number:
13/844,570
Assignee:
NVIDIA Corporation (Santa Clara, CA)
Patent Classifications (CPCs):
G - PHYSICS G11 - INFORMATION STORAGE G11C - STATIC STORES
H - ELECTRICITY H01 - BASIC ELECTRIC ELEMENTS H01L - SEMICONDUCTOR DEVICES
DOE Contract Number:  
B599861
Resource Type:
Patent
Resource Relation:
Patent File Date: 2013-03-15
Country of Publication:
United States
Language:
English

Citation Formats

Dally, William J., Khailany, Brucek Kurdo, Greer, III, Thomas Hastings, and Poulton, John W. Ground-referenced single-ended memory interconnect. United States: N. p., 2015. Web.
Dally, William J., Khailany, Brucek Kurdo, Greer, III, Thomas Hastings, & Poulton, John W. Ground-referenced single-ended memory interconnect. United States.
Dally, William J., Khailany, Brucek Kurdo, Greer, III, Thomas Hastings, and Poulton, John W. Tue . "Ground-referenced single-ended memory interconnect". United States. https://www.osti.gov/servlets/purl/1531815.
@article{osti_1531815,
title = {Ground-referenced single-ended memory interconnect},
author = {Dally, William J. and Khailany, Brucek Kurdo and Greer, III, Thomas Hastings and Poulton, John W.},
abstractNote = {A system is provided for transmitting signals. The system comprises a first processing unit, a memory subsystem, and a package. The first processing unit is configured to include a first ground-referenced single-ended signaling (GRS) interface circuit. The memory subsystem is configured to include a second GRS interface circuit. The package is configured to include one or more electrical traces that couple the first GRS interface to the second GRS interface, where the first GRS interface circuit and the second GRS interface circuit are each configured to transmit a pulse along one trace of the one or more electrical traces by discharging a capacitor between the one trace and a ground network.},
doi = {},
journal = {},
number = ,
volume = ,
place = {United States},
year = {Tue Sep 29 00:00:00 EDT 2015},
month = {Tue Sep 29 00:00:00 EDT 2015}
}

Works referenced in this record:

Ground referenced single-ended signaling
patent, December 2013


3D IC Structure and Method
patent-application, April 2014


Parallel Array Architecture for a Graphics Processor
patent-application, July 2007


Ground-Referenced Single-Ended Signaling Connected Graphics Processing Unit Multi-Chip Module
patent-application, September 2014


Single-ended memory interface system
patent-application, November 2003


Regulated inverting power supply
patent, September 2000


Multiple sampling sample and hold architectures
patent-application, September 2007


Sense Amplifier for Flash Memory
patent-application, February 2014


Device Access System
patent-application, June 2013


Semiconductor integrated circuit for use in direct memory access
patent-application, October 2003


Offset compensation in local-probe data storage devices
patent-application, September 2005


Ground-Referenced Single-Ended Signaling Connected Graphics Processing Unit Multi-Chip Module
patent-application, September 2014


Switched-Capacitor Charge Pumps
patent-application, September 2010


Direct Sampling Circuit and Receiver
patent-application, August 2011


Rank sparing system and method
patent-application, January 2009


Switched-Capacitor Regulators
patent-application, September 2008


Negative Voltage Generators
patent-application, December 2013


Signal Processing Circuit
patent-application, June 2012


Semiconductor Memory Device and Manufacturing the Same
patent-application, September 2011


Multi-Tap Direct Sub-sampling Mixing System for Wireless Receivers
patent-application, January 2009


Multimodal memory controllers
patent-application, August 2008


Circuit with programmable signal bandwidth and method thereof
patent, June 2011


Duty detection circuit and method for controlling the same
patent-application, October 2006


Self-Oscillating Regulated Low-Ripple Charge Pump and Method
patent-application, July 2009


Ground-Referenced Single-Ended System-on-Package
patent-application, September 2014


Data-Driven Charge-Pump Transmitter for Differential Signaling
patent-application, August 2013


Uniform multi-chip identification and routing system
patent, December 2013


High Speed Memory Architecture
patent-application, February 2010


Charge domain filter and method thereof
patent, April 2014


Systems and methods for control with a multi-chip module with multiple dies
patent, September 2013


Optical transmission module
patent-application, June 2004


Ground Referenced Single-Ended Signaling
patent-application, August 2013


Adjusting for Charge Loss in a Memory
patent-application, August 2010


On-package multiprocessor ground-referenced single-ended interconnect
patent, October 2014


Method and System for Accessing a Flash Memory Device
patent-application, July 2013


Thin multichip flex-module
patent-application, September 2007


Ground-Referenced Single-Ended Memory Interconnect
patent-application, September 2014


Multi-Phase Ground-Referenced Single-Ended Signaling
patent-application, September 2014


Storage Apparatus and Data Control Method
patent-application, April 2012


Method for reducing tuning etch in a clock-forwarded interface
patent-application, August 2002


    Works referencing / citing this record:

    Data-driven charge-pump transmitter for differential signaling
    patent, May 2016