DOE Patents title logo U.S. Department of Energy
Office of Scientific and Technical Information

Title: Multi-phase ground-referenced single-ended signaling

Abstract

A system includes a control circuit and first, second, and third ground-referenced single-ended signaling (GRS) driver circuits that are each coupled to an output signal. The control circuit is configured to generate a first, second, and third set of control signals that are each based on a respective phase of a clock signal. Each GRS driver circuit is configured to pre-charge a capacitor to store a charge based on the respective set of control signals during at least one phase of the clock signal and drive the output signal relative to a ground network by discharging the charge during a respective phase of the clock signal.

Inventors:
; ;
Issue Date:
Research Org.:
NVIDIA Corp., Santa Clara, CA (United States)
Sponsoring Org.:
USDOE
OSTI Identifier:
1531809
Patent Number(s):
9076551
Application Number:
13/933,058
Assignee:
NVIDIA Corporation (Santa Clara, CA)
Patent Classifications (CPCs):
G - PHYSICS G11 - INFORMATION STORAGE G11C - STATIC STORES
DOE Contract Number:  
B599861
Resource Type:
Patent
Resource Relation:
Patent File Date: 2013-07-01
Country of Publication:
United States
Language:
English
Subject:
42 ENGINEERING; 97 MATHEMATICS AND COMPUTING

Citation Formats

Dally, William J., Poulton, John W., and Greer, III, Thomas Hastings. Multi-phase ground-referenced single-ended signaling. United States: N. p., 2015. Web.
Dally, William J., Poulton, John W., & Greer, III, Thomas Hastings. Multi-phase ground-referenced single-ended signaling. United States.
Dally, William J., Poulton, John W., and Greer, III, Thomas Hastings. Tue . "Multi-phase ground-referenced single-ended signaling". United States. https://www.osti.gov/servlets/purl/1531809.
@article{osti_1531809,
title = {Multi-phase ground-referenced single-ended signaling},
author = {Dally, William J. and Poulton, John W. and Greer, III, Thomas Hastings},
abstractNote = {A system includes a control circuit and first, second, and third ground-referenced single-ended signaling (GRS) driver circuits that are each coupled to an output signal. The control circuit is configured to generate a first, second, and third set of control signals that are each based on a respective phase of a clock signal. Each GRS driver circuit is configured to pre-charge a capacitor to store a charge based on the respective set of control signals during at least one phase of the clock signal and drive the output signal relative to a ground network by discharging the charge during a respective phase of the clock signal.},
doi = {},
journal = {},
number = ,
volume = ,
place = {United States},
year = {Tue Jul 07 00:00:00 EDT 2015},
month = {Tue Jul 07 00:00:00 EDT 2015}
}

Works referenced in this record:

Ground referenced single-ended signaling
patent, December 2013


Ground-Referenced Single-Ended Signaling Connected Graphics Processing Unit Multi-Chip Module
patent-application, September 2014


Single-ended memory interface system
patent-application, November 2003


On-Package Multiprocessor Ground-Referenced Single-Ended Interconnect
patent-application, September 2014


Regulated inverting power supply
patent, September 2000


Multiple sampling sample and hold architectures
patent-application, September 2007


Sense Amplifier for Flash Memory
patent-application, February 2014


Semiconductor integrated circuit for use in direct memory access
patent-application, October 2003


Offset compensation in local-probe data storage devices
patent-application, September 2005


Ground-Referenced Single-Ended Signaling Connected Graphics Processing Unit Multi-Chip Module
patent-application, September 2014


Switched-Capacitor Charge Pumps
patent-application, September 2010


Direct Sampling Circuit and Receiver
patent-application, August 2011


Switched-Capacitor Regulators
patent-application, September 2008


Negative Voltage Generators
patent-application, December 2013


Ground Referenced Single-Ended Signaling
patent-application, February 2014


Signal Processing Circuit
patent-application, June 2012


Multi-Tap Direct Sub-sampling Mixing System for Wireless Receivers
patent-application, January 2009


Multimodal memory controllers
patent-application, August 2008


Circuit with programmable signal bandwidth and method thereof
patent, June 2011


Duty detection circuit and method for controlling the same
patent-application, October 2006


Self-Oscillating Regulated Low-Ripple Charge Pump and Method
patent-application, July 2009


Ground-Referenced Single-Ended System-on-Package
patent-application, September 2014


Data-Driven Charge-Pump Transmitter for Differential Signaling
patent-application, August 2013


Uniform multi-chip identification and routing system
patent, December 2013


High Speed Memory Architecture
patent-application, February 2010


Charge domain filter and method thereof
patent, April 2014


Ground-Referenced Single-Ended Memory Interconnect
patent-application, September 2014


Systems and methods for control with a multi-chip module with multiple dies
patent, September 2013


Optical transmission module
patent-application, June 2004


On-package multiprocessor ground-referenced single-ended interconnect
patent, October 2014


Ground-Referenced Single-Ended Memory Interconnect
patent-application, September 2014


Thin multichip flex-module
patent-application, September 2007


Method for reducing tuning etch in a clock-forwarded interface
patent-application, August 2002