Low power reconfigurable circuits with delay compensation
Abstract
According to one aspect of the present disclosure, a circuit includes a semiconductor device including a plurality of logic blocks and a plurality of programmable interconnects. A delay detector generates a delay signal responsive to a measured delay of an output signal, wherein the output signal is from at least one of the plurality of logic blocks. A biasing circuit responsive to the delay signal to adjust subsequent measured delays toward a predetermined value.
- Inventors:
- Issue Date:
- Research Org.:
- Khatri, Sunil Papanchand, College Station, TX (United States)
- Sponsoring Org.:
- USDOE
- OSTI Identifier:
- 1531672
- Patent Number(s):
- 7880505
- Application Number:
- 12/709,227
- Assignee:
- Khatri, Sunil Papanchand, College Station, TX (United States)
- Patent Classifications (CPCs):
-
H - ELECTRICITY H03 - BASIC ELECTRONIC CIRCUITRY H03K - PULSE TECHNIQUE
- DOE Contract Number:
- W-7405-ENG-48
- Resource Type:
- Patent
- Resource Relation:
- Patent File Date: 2010-02-19
- Country of Publication:
- United States
- Language:
- English
- Subject:
- 42 ENGINEERING
Citation Formats
Khatri, Sunil Papanchand, Vaidya, Sheila, Griffin, Timothy Kevin, and Jayakumar, Nikhil. Low power reconfigurable circuits with delay compensation. United States: N. p., 2011.
Web.
Khatri, Sunil Papanchand, Vaidya, Sheila, Griffin, Timothy Kevin, & Jayakumar, Nikhil. Low power reconfigurable circuits with delay compensation. United States.
Khatri, Sunil Papanchand, Vaidya, Sheila, Griffin, Timothy Kevin, and Jayakumar, Nikhil. Tue .
"Low power reconfigurable circuits with delay compensation". United States. https://www.osti.gov/servlets/purl/1531672.
@article{osti_1531672,
title = {Low power reconfigurable circuits with delay compensation},
author = {Khatri, Sunil Papanchand and Vaidya, Sheila and Griffin, Timothy Kevin and Jayakumar, Nikhil},
abstractNote = {According to one aspect of the present disclosure, a circuit includes a semiconductor device including a plurality of logic blocks and a plurality of programmable interconnects. A delay detector generates a delay signal responsive to a measured delay of an output signal, wherein the output signal is from at least one of the plurality of logic blocks. A biasing circuit responsive to the delay signal to adjust subsequent measured delays toward a predetermined value.},
doi = {},
journal = {},
number = ,
volume = ,
place = {United States},
year = {2011},
month = {2}
}
Save to My Library
You must Sign In or Create an Account in order to save documents to your library.
Works referenced in this record:
Power Monitoring for Optimizing Operation of a Circuit
patent-application, August 2010
- Amrutur, Bharadwaj; Naik, Gururaj Viveka
- US Patent Application 12/551010; 20100194469
Storage Array Including a Local Clock Buffer with Programmable Timing
patent-application, May 2009
- Carpenter, Gary D.; Gebara, Fadi H.; Kao, Jerry C.
- US Patent Application 11/935566; 20090116312
Programmable delay element and synchronous dram using the same
patent-application, March 2002
- Fifield, John A.; van Heel, Nicholas M.; Jacunski, Mark D.
- US Patent Application 09/988846; 20020030524
Calibrating integrating receivers for source synchronous protocol
patent, October 2009
- Cheng, Roger K.; Sridharan, Harishankar; Dour, Navneet
- US Patent Document 7,602,859
Works referencing / citing this record:
Memory with an assist determination controller and associated methods
patent, March 2015
- Grover, Anuj; Visweswaran, Gangaikondan Subramani
- US Patent Document 8,982,651
Configurable delay circuitry with compensated delay
patent, May 2014
- Ooi, Ee Mei; Au, Kin Hong; Sia, Ket Chiew
- US Patent Document 8,723,575