Time-mode analog computation circuits and methods

Ravinuthula, Vishnu V.; Harris, John G.; Fortes, Jose A. B.

Title: Time-mode analog computation circuits and methods

Full Record
Other Related Research

Abstract

A time-mode analog computation circuit is provided. The time-mode analog computation circuit includes one or more inputs for receiving one or more temporal input signals. The time-mode analog computation circuit further includes circuitry for performing a mathematical operation based on the one or more temporal input signals. A result of the mathematical operation is expressed in a timing of an output signal generated by the circuit.

Inventors:: Ravinuthula, Vishnu V.; Harris, John G.; Fortes, Jose A. B.

Issue Date:: 2009-09-29

Research Org.:: Univ. of Florida Research Foundation, Inc., Gainesville, FL (United States)

Sponsoring Org.:: USDOE

OSTI Identifier:: 1531601

Patent Number(s):: 7596589

Application Number:: 11/104,141

Assignee:: University of Florida Research Foundation, Inc. (Gainesville, FL)

Patent Classifications (CPCs):: G - PHYSICS G06 - COMPUTING G06N - COMPUTER SYSTEMS BASED ON SPECIFIC COMPUTATIONAL MODELS

G - PHYSICS G06 - COMPUTING G06G - ANALOGUE COMPUTERS

Show more

G - PHYSICS G06 - COMPUTING G06N - COMPUTER SYSTEMS BASED ON SPECIFIC COMPUTATIONAL MODELS
G06N3/0635 - {using analogue means}

G - PHYSICS G06 - COMPUTING G06G - ANALOGUE COMPUTERS
G06G7/14 - for addition or subtraction
G06G7/18 - for integration or differentiation

Show less

DOE Contract Number:: EIA 0135946; NCC 2-1363

Resource Type:: Patent

Resource Relation:: Patent File Date: 2005-04-12

Country of Publication:: United States

Language:: English

Citation Formats


                    Ravinuthula, Vishnu V., Harris, John G., and Fortes, Jose A. B. Time-mode analog computation circuits and methods.  United States: N. p., 2009. 
        Web.

Copy to clipboard


                    Ravinuthula, Vishnu V., Harris, John G., & Fortes, Jose A. B. Time-mode analog computation circuits and methods.  United States.

Copy to clipboard


                    Ravinuthula, Vishnu V., Harris, John G., and Fortes, Jose A. B. Tue .  
        "Time-mode analog computation circuits and methods".  United States.  https://www.osti.gov/servlets/purl/1531601.

Copy to clipboard


                    
@article{osti_1531601,

  title        = {Time-mode analog computation circuits and methods},

  author       = {Ravinuthula, Vishnu V. and Harris, John G. and Fortes, Jose A. B.},

  abstractNote = {A time-mode analog computation circuit is provided. The time-mode analog computation circuit includes one or more inputs for receiving one or more temporal input signals. The time-mode analog computation circuit further includes circuitry for performing a mathematical operation based on the one or more temporal input signals. A result of the mathematical operation is expressed in a timing of an output signal generated by the circuit.},

  doi          = {},

  journal      = {},
number       = ,

  volume       = ,

  place        = {United States},

  year         = {2009},

  month        = {9}

}

Copy to clipboard

Patent:

Save / Share:

Export Metadata

Save to My Library

Similar Records in DOE Patents and OSTI.GOV collections:

Discrete time analog front end circuit implemented in a receiver device

Patent Beukema, Troy James; Cochet, Martin; Bulzacchelli, John Francis

A device can comprise a peaked integrator circuit that generates an output signal from a continuous time signal based on a sub rate clock timing cycle. The device can further comprise a track and hold circuit coupled to the output of the peaked integrator that generates a held discrete time signal from the output of the peaked integrator based on a second sub rate clock timing cycle that is offset in time from the sub rate clock timing cycle by a single time unit interval. The device can further comprise an integrator circuit coupled to an output of the trackmore » « less
Full Text Available
Method of pedestal and common-mode noise correction for switched-capacitor analog memories

Patent Britton, Charles L [Alcoa, TN]

A method and apparatus for correcting common-mode noise and pedestal noise in a multichannel array of switched-capacitor analog memories wherein each analog memory is connected to an associated analog-to-digital converter. The apparatus comprises a single differential element in two different embodiments. In a first embodiment, the differential element is a reference analog memory connected to a buffer. In the second embodiment, the differential dement is a reference analog memory connected to a reference analog-to-digital connected to an array of digital summing circuits.
Full Text Available
Method of pedestal and common-mode noise correction for switched-capacitor analog memories

Patent Britton, Charles L [Alcoa, TN]

A method and apparatus for correcting common-mode noise and pedestal noise in a multichannel array of switched-capacitor analog memories wherein each analog memory is connected to an associated analog-to-digital converter. The apparatus comprises a single differential element in two different embodiments. In a first embodiment, the differential element is a reference analog memory connected to a buffer. In the second embodiment, the differential element is a reference analog memory connected to a reference analog-to-digital connected to an array of digital summing circuits.
Full Text Available
Apparatus and method for fusion of compute and switching functions of exascale system into a single component by using configurable network-on-chip fabric with distributed dual mode input-output ports and programmable network interfaces

Patent Khare, Surhud; Somasekhar, Dinesh; More, Ankit; ...

Described is an apparatus which comprises: a Network-On-Chip fabric using crossbar switches, having distributed ingress and egress ports; and a dual-mode network interface coupled to at least one crossbar switch, the dual-mode network interface is to include: a dual-mode circuitry; a controller operable to: configure the dual-mode circuitry to transmit and receive differential signals via the egress and ingress ports, respectively, and configure the dual-mode circuitry to transmit and receive signal-ended signals via the egress and ingress ports, respectively.
Full Text Available
Analog circuit for controlling acoustic transducer arrays

Patent Drumheller, Douglas S [Cedar Crest, NM]

A simplified ananlog circuit is presented for controlling electromechanical transducer pairs in an acoustic telemetry system. The analog circuit of this invention comprises a single electrical resistor which replaces all of the digital components in a known digital circuit. In accordance with this invention, a first transducer in a transducer pair of array is driven in series with the resistor. The voltage drop across this resistor is then amplified and used to drive the second transducer. The voltage drop across the resistor is proportional and in phase with the current to the transducer. This current is approximately 90 degrees outmore » « less
Full Text Available

Similar Records