skip to main content
DOE Patents title logo U.S. Department of Energy
Office of Scientific and Technical Information

Title: Register files for I/O packet compression

Abstract

Systems, apparatuses, and methods for reducing inter-node bandwidth are contemplated. A computer system includes requesting nodes sending transactions to target nodes. A requesting node sends a packet that includes a register identifier (ID) in place of a data value in the packet. The register ID indicates a register in the target node storing the data value. The register ID uses fewer bits in the packet than the data value. The data value may be a memory address referencing a memory location in the target node. The received packet may also include an opcode indicating an operation to perform on the targeted data value.

Inventors:
; ;
Issue Date:
Research Org.:
Lawrence Livermore National Lab. (LLNL), Livermore, CA (United States)
Sponsoring Org.:
USDOE
OSTI Identifier:
1531363
Patent Number(s):
10,079,916
Application Number:
15/138,485
Assignee:
Advanced Micro Devices, Inc. (Santa Clara, CA)
DOE Contract Number:  
AC52-07NA27344; B608045
Resource Type:
Patent
Resource Relation:
Patent File Date: 2016-04-26
Country of Publication:
United States
Language:
English

Citation Formats

Roberts, David A., Cheng, Kevin Y., and Hu, Nathan. Register files for I/O packet compression. United States: N. p., 2018. Web.
Roberts, David A., Cheng, Kevin Y., & Hu, Nathan. Register files for I/O packet compression. United States.
Roberts, David A., Cheng, Kevin Y., and Hu, Nathan. Tue . "Register files for I/O packet compression". United States. https://www.osti.gov/servlets/purl/1531363.
@article{osti_1531363,
title = {Register files for I/O packet compression},
author = {Roberts, David A. and Cheng, Kevin Y. and Hu, Nathan},
abstractNote = {Systems, apparatuses, and methods for reducing inter-node bandwidth are contemplated. A computer system includes requesting nodes sending transactions to target nodes. A requesting node sends a packet that includes a register identifier (ID) in place of a data value in the packet. The register ID indicates a register in the target node storing the data value. The register ID uses fewer bits in the packet than the data value. The data value may be a memory address referencing a memory location in the target node. The received packet may also include an opcode indicating an operation to perform on the targeted data value.},
doi = {},
journal = {},
number = ,
volume = ,
place = {United States},
year = {2018},
month = {9}
}

Patent:

Save / Share:

Works referenced in this record:

High performance IP processor using RDMA
patent, May 2017


Node device
patent, July 1991


Shared resources in a chip multiprocessor
patent, June 2008