skip to main content
DOE Patents title logo U.S. Department of Energy
Office of Scientific and Technical Information

Title: Combined group ECC protection and subgroup parity protection

Abstract

A method and system are disclosed for providing combined error code protection and subgroup parity protection for a given group of n bits. The method comprises the steps of identifying a number, m, of redundant bits for said error protection; and constructing a matrix P, wherein multiplying said given group of n bits with P produces m redundant error correction code (ECC) protection bits, and two columns of P provide parity protection for subgroups of said given group of n bits. In the preferred embodiment of the invention, the matrix P is constructed by generating permutations of m bit wide vectors with three or more, but an odd number of, elements with value one and the other elements with value zero; and assigning said vectors to rows of the matrix P.

Inventors:
; ; ;
Issue Date:
Research Org.:
International Business Machines Corp., Armonk, NY (United States)
Sponsoring Org.:
USDOE
OSTI Identifier:
1495212
Patent Number(s):
10140179
Application Number:
14/973,021
Assignee:
International Business Machines Corporation (Armonk, NY)
Patent Classifications (CPCs):
G - PHYSICS G06 - COMPUTING G06F - ELECTRIC DIGITAL DATA PROCESSING
H - ELECTRICITY H03 - BASIC ELECTRONIC CIRCUITRY H03M - CODING
DOE Contract Number:  
B554331
Resource Type:
Patent
Resource Relation:
Patent File Date: 2015 Dec 17
Country of Publication:
United States
Language:
English
Subject:
97 MATHEMATICS AND COMPUTING

Citation Formats

Gara, Alan, Chen, Dong, Heidelberger, Philip, and Ohmacht, Martin. Combined group ECC protection and subgroup parity protection. United States: N. p., 2018. Web.
Gara, Alan, Chen, Dong, Heidelberger, Philip, & Ohmacht, Martin. Combined group ECC protection and subgroup parity protection. United States.
Gara, Alan, Chen, Dong, Heidelberger, Philip, and Ohmacht, Martin. Tue . "Combined group ECC protection and subgroup parity protection". United States. https://www.osti.gov/servlets/purl/1495212.
@article{osti_1495212,
title = {Combined group ECC protection and subgroup parity protection},
author = {Gara, Alan and Chen, Dong and Heidelberger, Philip and Ohmacht, Martin},
abstractNote = {A method and system are disclosed for providing combined error code protection and subgroup parity protection for a given group of n bits. The method comprises the steps of identifying a number, m, of redundant bits for said error protection; and constructing a matrix P, wherein multiplying said given group of n bits with P produces m redundant error correction code (ECC) protection bits, and two columns of P provide parity protection for subgroups of said given group of n bits. In the preferred embodiment of the invention, the matrix P is constructed by generating permutations of m bit wide vectors with three or more, but an odd number of, elements with value one and the other elements with value zero; and assigning said vectors to rows of the matrix P.},
doi = {},
journal = {},
number = ,
volume = ,
place = {United States},
year = {2018},
month = {11}
}

Patent:

Save / Share:

Works referenced in this record:

Synchronization, coherence, and event ordering in multiprocessors
journal, February 1988


Optimization of MPI collective communication on BlueGene/L systems
conference, January 2005


Intel 870: a building block for cost-effective, scalable servers
journal, March 2002


Blue Gene/L advanced diagnostics environment
journal, March 2005


DMA engine for protocol processing
patent-application, September 2006


Directory-based cache coherence in large-scale multiprocessors
journal, June 1990


Memory controller
patent-application, December 2005


Performance evaluation of adaptive MPI
conference, January 2006

  • Huang, Chao; Zheng, Gengbin; Kalé, Laxmikant
  • Proceedings of the eleventh ACM SIGPLAN symposium on Principles and practice of parallel programming - PPoPP '06
  • https://doi.org/10.1145/1122971.1122976

Performance Evaluation and Design Trade-Offs for Network-on-Chip Interconnect Architectures
journal, August 2005


Overview of the Blue Gene/L system architecture
journal, March 2005