Global to push GA events into
skip to main content

Title: Multiple core computer processor with globally-accessible local memories

A multi-core computer processor including a plurality of processor cores interconnected in a Network-on-Chip (NoC) architecture, a plurality of caches, each of the plurality of caches being associated with one and only one of the plurality of processor cores, and a plurality of memories, each of the plurality of memories being associated with a different set of at least one of the plurality of processor cores and each of the plurality of memories being configured to be visible in a global memory address space such that the plurality of memories are visible to two or more of the plurality of processor cores.
Inventors:
; ;
Issue Date:
OSTI Identifier:
1489513
Assignee:
THE REGENTS OF THE UNIVERSITY OF CALIFORNIA (Oakland, CA) LBNL
Patent Number(s):
10,102,179
Application Number:
15/243,634
Contract Number:
AC02-05CH11231
Resource Relation:
Patent File Date: 2016 Aug 22
Research Org:
Lawrence Berkeley National Lab. (LBNL), Berkeley, CA (United States)
Sponsoring Org:
USDOE
Country of Publication:
United States
Language:
English
Subject:
97 MATHEMATICS AND COMPUTING