skip to main content
DOE Patents title logo U.S. Department of Energy
Office of Scientific and Technical Information

Title: Integrated circuit physically unclonable function

Abstract

An integrated circuit (IC) based physically unclonable function (PUF) that comprises a common source amplifier for generating PUF output voltages, a unity gain, negative feedback operational amplifier for generating bias voltages, a voltage regulator and a bit exclusion circuit that excludes unstable PUF bits. Compensation circuitry built into the IC-PUF provides a high power supply rejection ratio and enables highly reliable operation of the IC-PUF across varying input voltages and operating temperatures. The IC-PUF generates a uniformly random output bit stream by taking advantage of process variations that are inherent to the fabrication of (metal-oxide semiconductor) MOS transistors.

Inventors:
; ; ; ;
Issue Date:
Research Org.:
Sandia National Lab. (SNL-NM), Albuquerque, NM (United States)
Sponsoring Org.:
USDOE National Nuclear Security Administration (NNSA)
OSTI Identifier:
1487230
Patent Number(s):
10103733
Application Number:
15/817,870
Assignee:
National Technology & Engineering Solutions of Sandia, LLC (Albuquerque, NM)
Patent Classifications (CPCs):
H - ELECTRICITY H03 - BASIC ELECTRONIC CIRCUITRY H03K - PULSE TECHNIQUE
DOE Contract Number:  
NA0003525
Resource Type:
Patent
Resource Relation:
Patent File Date: 2017 Nov 20
Country of Publication:
United States
Language:
English
Subject:
97 MATHEMATICS AND COMPUTING; 42 ENGINEERING

Citation Formats

Gurrieri, Thomas M., Hamlet, Jason R., Bauer, Todd M., Helinski, Ryan, and Pierson, Lyndon G.. Integrated circuit physically unclonable function. United States: N. p., 2018. Web.
Gurrieri, Thomas M., Hamlet, Jason R., Bauer, Todd M., Helinski, Ryan, & Pierson, Lyndon G.. Integrated circuit physically unclonable function. United States.
Gurrieri, Thomas M., Hamlet, Jason R., Bauer, Todd M., Helinski, Ryan, and Pierson, Lyndon G.. Tue . "Integrated circuit physically unclonable function". United States. https://www.osti.gov/servlets/purl/1487230.
@article{osti_1487230,
title = {Integrated circuit physically unclonable function},
author = {Gurrieri, Thomas M. and Hamlet, Jason R. and Bauer, Todd M. and Helinski, Ryan and Pierson, Lyndon G.},
abstractNote = {An integrated circuit (IC) based physically unclonable function (PUF) that comprises a common source amplifier for generating PUF output voltages, a unity gain, negative feedback operational amplifier for generating bias voltages, a voltage regulator and a bit exclusion circuit that excludes unstable PUF bits. Compensation circuitry built into the IC-PUF provides a high power supply rejection ratio and enables highly reliable operation of the IC-PUF across varying input voltages and operating temperatures. The IC-PUF generates a uniformly random output bit stream by taking advantage of process variations that are inherent to the fabrication of (metal-oxide semiconductor) MOS transistors.},
doi = {},
journal = {},
number = ,
volume = ,
place = {United States},
year = {2018},
month = {10}
}

Patent:

Save / Share:

Works referenced in this record:

Extracting secret keys from integrated circuits
journal, October 2005


Physical One-Way Functions
journal, September 2002


Cloning Physically Unclonable Functions
conference, June 2013


Physical Unclonable Functions for Device Authentication and Secret Key Generation
conference, June 2007


Comparison of bi-stable and delay-based Physical Unclonable Functions from measurements in 65nm bulk CMOS
conference, September 2012

  • Bhargava, Mudit; Cakir, Cagla; Mai, Ken
  • 2012 IEEE Custom Integrated Circuits Conference - CICC 2012, Proceedings of the IEEE 2012 Custom Integrated Circuits Conference
  • https://doi.org/10.1109/CICC.2012.6330625

Enabling SRAM-PUFs on Xilinx FPGAs
conference, September 2014


Attack resistant sense amplifier based PUFs (SA-PUF) with deterministic and controllable reliability of PUF responses
conference, June 2010


The arbiter-PUF with high uniqueness utilizing novel arbiter circuit with Delay-Time Measurement
conference, May 2011


Securing Trusted Execution Environments with PUF Generated Secret Keys
conference, June 2012