DOE Patents title logo U.S. Department of Energy
Office of Scientific and Technical Information

Title: Multiple-core computer processor for reverse time migration

Abstract

A multi-core computer processor including a plurality of processor cores interconnected in a Network-on-Chip (NoC) architecture, a plurality of caches, each of the plurality of caches being associated with one and only one of the plurality of processor cores, and a plurality of memories, each of the plurality of memories being associated with a different set of at least one of the plurality of processor cores and each of the plurality of memories being configured to be visible in a global memory address space such that the plurality of memories are visible to two or more of the plurality of processor cores, wherein at least one of a number of the processor cores, a size of each of the plurality of caches, or a size of each of the plurality of memories is configured for performing a reverse-time-migration (RTM) computation.

Inventors:
; ; ; ;
Issue Date:
Research Org.:
Lawrence Berkeley National Laboratory (LBNL), Berkeley, CA (United States)
Sponsoring Org.:
USDOE
OSTI Identifier:
1483256
Patent Number(s):
10078593
Application Number:
14/354,502
Assignee:
The Regents of the University of California (Oakland, CA)
Patent Classifications (CPCs):
G - PHYSICS G06 - COMPUTING G06F - ELECTRIC DIGITAL DATA PROCESSING
Y - NEW / CROSS SECTIONAL TECHNOLOGIES Y02 - TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE Y02D - CLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THIR OWN ENERGY USE
DOE Contract Number:  
AC02-05CH11231
Resource Type:
Patent
Resource Relation:
Patent File Date: 2012 Oct 26
Country of Publication:
United States
Language:
English
Subject:
97 MATHEMATICS AND COMPUTING

Citation Formats

Shalf, John, Donofrio, David, Oliker, Leonid, Kruger, Jens, and Williams, Samuel. Multiple-core computer processor for reverse time migration. United States: N. p., 2018. Web.
Shalf, John, Donofrio, David, Oliker, Leonid, Kruger, Jens, & Williams, Samuel. Multiple-core computer processor for reverse time migration. United States.
Shalf, John, Donofrio, David, Oliker, Leonid, Kruger, Jens, and Williams, Samuel. Tue . "Multiple-core computer processor for reverse time migration". United States. https://www.osti.gov/servlets/purl/1483256.
@article{osti_1483256,
title = {Multiple-core computer processor for reverse time migration},
author = {Shalf, John and Donofrio, David and Oliker, Leonid and Kruger, Jens and Williams, Samuel},
abstractNote = {A multi-core computer processor including a plurality of processor cores interconnected in a Network-on-Chip (NoC) architecture, a plurality of caches, each of the plurality of caches being associated with one and only one of the plurality of processor cores, and a plurality of memories, each of the plurality of memories being associated with a different set of at least one of the plurality of processor cores and each of the plurality of memories being configured to be visible in a global memory address space such that the plurality of memories are visible to two or more of the plurality of processor cores, wherein at least one of a number of the processor cores, a size of each of the plurality of caches, or a size of each of the plurality of memories is configured for performing a reverse-time-migration (RTM) computation.},
doi = {},
journal = {},
number = ,
volume = ,
place = {United States},
year = {2018},
month = {9}
}

Works referenced in this record:

Processing architecture having a compare capability
patent-application, February 2002


Methods and arrangements for reducing latency and snooping cost in non-uniform cache memory architectures
patent-application, November 2006


Processing Unit Incorporating L1 Cache Bypass
patent-application, July 2009


Pseudo-Analytical Method for the Solution of Wave Equations
patent-application, April 2010


Method and System to Perform Background Evictions of Cache Memory Lines
patent-application, September 2010


Multi-Petascale Highly Efficient Parallel Supercomputer
patent-application, September 2011


Energy-Efficient Computing for Extreme-Scale Science
journal, November 2009