Packet capture engine for commodity network interface cards in high-speed networks

Title: Packet capture engine for commodity network interface cards in high-speed networks

Full Record
Other Related Research

A method, systems for a packet capture engine for commodity network interface cards (NICs) in high-speed networks that provides lossless zero-copy packet capture and delivery services by exploiting multi-queue NICs and multicore architectures. The methods, systems include a ring-buffer-pool mechanism and a buddy-group based offloading mechanism.

Inventors:: Wu, Wenji; DeMar, Philip J.; Zhang, Liang

Issue Date:: 2018-09-18

OSTI Identifier:: 1479668

Assignee:: Fermi Research Alliance, LLC (Batavia, IL) FNAL

Patent Number(s):: 10,079,740

Application Number:: 14/931,956

Contract Number:: AC02-07CH11359

Resource Relation:: Patent File Date: 2015 Nov 04

Research Org:: Fermi National Accelerator Lab. (FNAL), Batavia, IL (United States)

Sponsoring Org:: USDOE

Country of Publication:: United States

Language:: English

Subject:: 97 MATHEMATICS AND COMPUTING

Full Text
View Full Text

Have feedback or suggestions for a way to improve these results? !

Save / Share this Record no
Export Metadata
- Endnote
- RIS
- Excel
- CSV
- XML
Send to Email

Send to Email

Email address:

Content:

Similar Records

Similar records in DOepatents and OSTI.GOV collections:

WireCAP: A Novel Packet Capture Engine for Commodity NICs in High-Speed Networks

Journal Article - in OSTI.gov collection Wu, Wenji ; DeMar, Phil

Full Text Available January 2014
High-speed and high-fidelity system and method for collecting network traffic

Patent Weigle, Eric H

A system is provided for the high-speed and high-fidelity collection of network traffic. The system can collect traffic at gigabit-per-second (Gbps) speeds, scale to terabit-per-second (Tbps) speeds, and support additional functions such as real-time network intrusion detection. The present system uses a dedicated operating system for traffic collection to maximize efficiency, scalability, and performance. A scalable infrastructure and apparatus for the present system is provided by splitting the work performed on one host onto multiple hosts. The present system simultaneously addresses the issues of scalability, performance, cost, and adaptability with respect to network monitoring, collection, and other network tasks. Inmore »« less
Full Text Available August 2010
System, apparatus and methods to implement high-speed network analyzers

Patent Ezick, James ; Lethin, Richard ; Ros-Giralt, Jordi ; Szilagyi, Peter ; Wohlford, David E

Systems, apparatus and methods for the implementation of high-speed network analyzers are provided. A set of high-level specifications is used to define the behavior of the network analyzer emitted by a compiler. An optimized inline workflow to process regular expressions is presented without sacrificing the semantic capabilities of the processing engine. An optimized packet dispatcher implements a subset of the functions implemented by the network analyzer, providing a fast and slow path workflow used to accelerate specific processing units. Such dispatcher facility can also be used as a cache of policies, wherein if a policy is found, then packet manipulationsmore »« less
Full Text Available November 2015
High-performance parallel interface to synchronous optical network gateway

Patent St. John, Wallace B. ; DuBois, David H.

A system of sending and receiving gateways interconnects high speed data interfaces, e.g., HIPPI interfaces, through fiber optic links, e.g., a SONET network. An electronic stripe distributor distributes bytes of data from a first interface at the sending gateway onto parallel fiber optics of the fiber optic link to form transmitted data. An electronic stripe collector receives the transmitted data on the parallel fiber optics and reforms the data into a format effective for input to a second interface at the receiving gateway. Preferably, an error correcting syndrome is constructed at the sending gateway and sent with a data framemore »« less
Full Text Available January 1996
High-performance parallel interface to synchronous optical network gateway

Patent St. John, Wallace B. ; DuBois, David H.

A digital system provides sending and receiving gateways for HIPPI interfaces. Electronic logic circuitry formats data signals and overhead signals in a data frame that is suitable for transmission over a connecting fiber optic link. Multiplexers route the data and overhead signals to a framer module. The framer module allocates the data and overhead signals to a plurality of 9-byte words that are arranged in a selected protocol. The formatted words are stored in a storage register for output through the gateway.
Full Text Available August 1998