Self-timed router with virtual channel control
Abstract
Systems, apparatuses, and methods for implementing an asynchronous router with virtual channel (VC) control. The asynchronous router may support multiple VCs for connections to other routers. The asynchronous router may include an interface unit on each switch boundary, with each interface unit including a data merge unit. The data merge unit may include a full detector unit for each VC, with the full detector unit counting the number of flits sent out on a respective VC and counting the number of credits released by the successor router. Whenever the successor router has no credits available, the full detector unit will assert the full signal to prevent any input requests from requesting to transmit over that particular VC. When the full signal is asserted, a timer unit may be activated to repeatedly check if any credits have been released in the successor router.
- Inventors:
- Issue Date:
- Research Org.:
- Lawrence Livermore National Lab. (LLNL), Livermore, CA (United States)
- Sponsoring Org.:
- USDOE
- OSTI Identifier:
- 1477190
- Patent Number(s):
- 10075383
- Application Number:
- 15/085,783
- Assignee:
- Advanced Micro Devices, Inc. (Santa Clara, CA)
- Patent Classifications (CPCs):
-
H - ELECTRICITY H04 - ELECTRIC COMMUNICATION TECHNIQUE H04L - TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- DOE Contract Number:
- AC52-07NA27344
- Resource Type:
- Patent
- Resource Relation:
- Patent File Date: 2016 Mar 30
- Country of Publication:
- United States
- Language:
- English
Citation Formats
Jiang, Weiwei, and Sadowski, Greg. Self-timed router with virtual channel control. United States: N. p., 2018.
Web.
Jiang, Weiwei, & Sadowski, Greg. Self-timed router with virtual channel control. United States.
Jiang, Weiwei, and Sadowski, Greg. Tue .
"Self-timed router with virtual channel control". United States. https://www.osti.gov/servlets/purl/1477190.
@article{osti_1477190,
title = {Self-timed router with virtual channel control},
author = {Jiang, Weiwei and Sadowski, Greg},
abstractNote = {Systems, apparatuses, and methods for implementing an asynchronous router with virtual channel (VC) control. The asynchronous router may support multiple VCs for connections to other routers. The asynchronous router may include an interface unit on each switch boundary, with each interface unit including a data merge unit. The data merge unit may include a full detector unit for each VC, with the full detector unit counting the number of flits sent out on a respective VC and counting the number of credits released by the successor router. Whenever the successor router has no credits available, the full detector unit will assert the full signal to prevent any input requests from requesting to transmit over that particular VC. When the full signal is asserted, a timer unit may be activated to repeatedly check if any credits have been released in the successor router.},
doi = {},
journal = {},
number = ,
volume = ,
place = {United States},
year = {2018},
month = {9}
}
Works referenced in this record:
Apparatus and method for allocating buffer space
patent, March 2004
- Hughes, William
- US Patent Document 6,715,055
Virtual channels and corresponding buffer allocations for deadlock-free computer system operation
patent, August 2005
- Keller, James; Meyer, Derrick
- US Patent Document 6,938,094
System and method for implementing a separate virtual channel for posted requests in a multiprocessor computer system
patent, September 2005
- Owen, Jonathan; Hummel, Mark; Keller, James
- US Patent Document 6,950,438
Method and apparatus for routing packets that have ordering requirements
patent, November 2007
- Hughes, William
- US Patent Document 7,295,563
Message broadcast with router bypassing
patent, April 2015
- Krishna, Tushar; Beckmann, Bradford; Reinhardt, Steven
- US Patent Document 9,015,448
Scalable link-level flow-control for a switching device
patent-application, August 2003
- Gusat, Mitch; Gramsamer, Ferdinand; Verhappen, Mark
- US Patent Application 10/357534; 20030152091
Routing Table Architecture
patent-application, May 2008
- Scott, Steven L.; Alverson, Robert
- US Patent Application 11/932457; 20080123679
Advanced Processor with Credit Based Scheme for Optimal Packet Flow in a Multi-Processor System on a Chip
patent-application, February 2009
- Garg, Gaurav; Hass, David T.
- US Patent Application 12/261808; 20090055496
Data Processing Device Interface and Methods Thereof
patent-application, January 2010
- Sherman, Arthur A.; Owen, Jonathan M.
- US Patent Application 12/174019; 20100014535
Processing Apparatus, Test Signal Generator, and Method of Generating Test Signal
patent-application, January 2013
- Iwasaki, Shinichi
- US Patent Application 13/483232; 20130031412
Credit Flow Control Scheme in a Router with Flexible Link Widths Utilizing Minimal Storage
patent-application, February 2013
- Guo, Liping; Jayasimha, Doddaballapur N.; Chan, Jeremy
- US Patent Application 13/219339; 20130051397
Packet Exchanging Device, Transmission Apparatus, and Packet Scheduling Method
patent-application, July 2014
- Nishimura, Kazuto; Kitada, Atushi; Tomonaga, Hiroshi
- US Patent Application 14/100327; 20140192819
Shared Flow Control Credits
patent-application, June 2016
- Theobald, Kevin B.; Vakharwala, Rupin H.; Toepfer, Robert J.
- US Patent Application 14/578429; 20160182391
Directional Two-Dimensional Router and Interconnection Network for Field Programmable Gate Arrays, and Other Circuits and Applications of the Router and Network
patent-application, November 2016
- Gray, Jan Stephen
- US Patent Document 14/986532; 20160344629
Configurable Router for a Network on Chip (NOC)
patent-application, March 2017
- Philip, Joji; Kumar, Sailesh
- US Patent Application 14/493018; 20170063625
Control Apparatus, Control Method and Control System
patent-application, August 2017
- Hirota, Masaki
- US Patent Application 15/434490; 20170244638
Credit Flow Control for Ethernet
patent-application, September 2017
- Ganga, Ilango; Gravel, Alain; Lovett, Thoms A.
- US Patent Application 15/614455; 20170272370