Test circuits for integrated circuit counterfeit detection
Abstract
Described herein are various technologies pertaining to identifying counterfeit integrated circuits (ICs) by way of allowing the origin of fabrication to be verified. An IC comprises a main circuit and a test circuit that is independent of the main circuit. The test circuit comprises at least one ring oscillator (RO) signal that, when energized, is configured to output a signal that is indicative of a semiconductor fabrication facility where the IC was manufactured.
- Inventors:
- Issue Date:
- Research Org.:
- Sandia National Lab. (SNL-NM), Albuquerque, NM (United States)
- Sponsoring Org.:
- USDOE
- OSTI Identifier:
- 1471676
- Patent Number(s):
- 10060973
- Application Number:
- 14/719,535
- Assignee:
- National Technology & Engineering Solutions of Sandia, LLC (Albuquerque, NM)
- Patent Classifications (CPCs):
-
G - PHYSICS G01 - MEASURING G01R - MEASURING ELECTRIC VARIABLES
H - ELECTRICITY H03 - BASIC ELECTRONIC CIRCUITRY H03K - PULSE TECHNIQUE
- DOE Contract Number:
- AC04-94AL85000
- Resource Type:
- Patent
- Resource Relation:
- Patent File Date: 2015 May 22
- Country of Publication:
- United States
- Language:
- English
- Subject:
- 42 ENGINEERING
Citation Formats
Helinski, Ryan, Pierson, Jr., Lyndon G., Cole, Jr., Edward I., and Thai, Tan Q. Test circuits for integrated circuit counterfeit detection. United States: N. p., 2018.
Web.
Helinski, Ryan, Pierson, Jr., Lyndon G., Cole, Jr., Edward I., & Thai, Tan Q. Test circuits for integrated circuit counterfeit detection. United States.
Helinski, Ryan, Pierson, Jr., Lyndon G., Cole, Jr., Edward I., and Thai, Tan Q. Tue .
"Test circuits for integrated circuit counterfeit detection". United States. https://www.osti.gov/servlets/purl/1471676.
@article{osti_1471676,
title = {Test circuits for integrated circuit counterfeit detection},
author = {Helinski, Ryan and Pierson, Jr., Lyndon G. and Cole, Jr., Edward I. and Thai, Tan Q.},
abstractNote = {Described herein are various technologies pertaining to identifying counterfeit integrated circuits (ICs) by way of allowing the origin of fabrication to be verified. An IC comprises a main circuit and a test circuit that is independent of the main circuit. The test circuit comprises at least one ring oscillator (RO) signal that, when energized, is configured to output a signal that is indicative of a semiconductor fabrication facility where the IC was manufactured.},
doi = {},
journal = {},
number = ,
volume = ,
place = {United States},
year = {Tue Aug 28 00:00:00 EDT 2018},
month = {Tue Aug 28 00:00:00 EDT 2018}
}
Save to My Library
You must Sign In or Create an Account in order to save documents to your library.
Works referenced in this record:
Utilizing electrical performance data to predict CD variations across stepper field
patent, May 2003
- Minvielle, Anna M.; Capodieci, Luigi; Spence, Christopher A.
- US Patent Document 6,562,639
Method and apparatus for capturing and using design intent in an integrated circuit fabrication process
patent, December 2007
- Madok, John Hamilton; Yost, Dennis; Cheung, Robin
- US Patent Document 7,313,456
Quality assurance IC having clock trimmer
patent, February 2008
- Shipton, Gary; Walmsley, Simon Robert
- US Patent Document 7,328,115
Integrated circuit with anti-counterfeiting measures
patent, November 2008
- Anderson, Brent A.; Nowak, Edward J.
- US Patent Document 7,453,281
Contactless technique for evaluating a fabrication of a wafer
patent, June 2010
- Aghababazadeh, Majid; Estabil, Jose J.; Pakdaman, Nader
- US Patent Document 7,730,434
Method and system for scaling channel length
patent, September 2011
- Chou, Li-Heng; Bu, Jiankang
- US Patent Document 8,013,400
Method and system for protecting products and technology from integrated circuits which have been subject to tampering, stressing and replacement as well as detecting integrated circuits that have been subject to tampering
patent, December 2013
- Lewis, James M.; Horn, Paul H.; Walther, Dane R.
- US Patent Document 8,598,890
Method of verifying an identification circuit
patent, September 2014
- Keil, Gernot
- US Patent Document 8,832,463
Thin semiconductor device and operation method of thin semiconductor device
patent, May 2015
- Yamazaki, Shunpei; Osada, Takeshi; Arai, Yasuyuki
- US Patent Document 9,030,298
Display system and method for managing display
patent-application, September 2001
- Takeuchi, Yukihisa; Nanataki, Tsutomu; Ohwada, Iwao
- US Patent Application 09/803091; 20010024178
Integrated circuit device having a test circuit to measure AC characteristics of internal memory macro
patent-application, June 2006
- Maki, Yasuhiko
- US Patent Application 11/335697; 20060126412
Integrated Circuit That Uses a Dynamic Characteristic of the Circuit
patent-application, October 2006
- Devadas, Srinivas; Gassend, Blaise
- US Patent Application 11/421577; 20060221686
Method of Actively Tagging Electronic Designs and Intellectual Property Cores
patent-application, March 2008
- Kean, Thomas A.
- US Patent Application 11/852205; 20080061980
Thermal Active Tag for Electronic Designs and Intellectual Property Cores
patent-application, June 2008
- Kean, Thomas A.
- US Patent Application 11/951131; 20080136641
Secure Anti-Tamper Integrated Layer Security Device Comprising Nano-Structures
patent-application, September 2011
- Leon, John; Yamaguchi, James; Boyd, W. Eric
- US Patent Application 13/045880; 20110227603
Techniques for Foundry Identification
conference, January 2014
- Wendt, James B.; Koushanfar, Farinaz; Potkonjak, Miodrag
- DAC '14 Proceedings of the 51st Annual Design Automation Conference
Ending Piracy of Integrated Circuits
journal, October 2010
- Roy, Jarrod A.; Koushanfar, Farinaz; Markov, Igor L.
- Computer, Vol. 43, Issue 10, p. 30-38
Fab forensics: Increasing trust in IC fabrication
conference, November 2010
- Bloom, Gedare; Narahari, Bhagirath; Simha, Rahul
- 2010 IEEE International Conference on Technologies for Homeland Security (HST)