skip to main content
DOE Patents title logo U.S. Department of Energy
Office of Scientific and Technical Information

Title: Light-weight cache coherence for data processors with limited data sharing

Abstract

A data processing system includes a plurality of processors, local memories associated with a corresponding processor, and at least one inter-processor link. In response to a first processor performing a load or store operation on an address of a corresponding local memory that is not currently in the local cache, a local cache allocates a first cache line and encodes a local state with the first cache line. In response to a load operation from an address of a remote memory that is not currently in the local cache, the local cache allocates a second cache line and encodes a remote state with the second cache line. The first processor performs subsequent loads and stores on the first cache line in the local cache in response to the local state, and subsequent loads from the second cache line in the local cache in response to the remote state.

Inventors:
;
Issue Date:
Research Org.:
Lawrence Livermore National Lab. (LLNL), Livermore, CA (United States)
Sponsoring Org.:
USDOE
OSTI Identifier:
1469175
Patent Number(s):
10,042,762
Application Number:
15/264,804
Assignee:
Advanced Micro Devices, Inc. (Santa Clara, CA)
DOE Contract Number:  
AC52-07NA27344
Resource Type:
Patent
Resource Relation:
Patent File Date: 2016 Sep 14
Country of Publication:
United States
Language:
English
Subject:
97 MATHEMATICS AND COMPUTING

Citation Formats

Jayasena, Nuwan, and Boyer, Michael. Light-weight cache coherence for data processors with limited data sharing. United States: N. p., 2018. Web.
Jayasena, Nuwan, & Boyer, Michael. Light-weight cache coherence for data processors with limited data sharing. United States.
Jayasena, Nuwan, and Boyer, Michael. Tue . "Light-weight cache coherence for data processors with limited data sharing". United States. https://www.osti.gov/servlets/purl/1469175.
@article{osti_1469175,
title = {Light-weight cache coherence for data processors with limited data sharing},
author = {Jayasena, Nuwan and Boyer, Michael},
abstractNote = {A data processing system includes a plurality of processors, local memories associated with a corresponding processor, and at least one inter-processor link. In response to a first processor performing a load or store operation on an address of a corresponding local memory that is not currently in the local cache, a local cache allocates a first cache line and encodes a local state with the first cache line. In response to a load operation from an address of a remote memory that is not currently in the local cache, the local cache allocates a second cache line and encodes a remote state with the second cache line. The first processor performs subsequent loads and stores on the first cache line in the local cache in response to the local state, and subsequent loads from the second cache line in the local cache in response to the remote state.},
doi = {},
journal = {},
number = ,
volume = ,
place = {United States},
year = {2018},
month = {8}
}

Patent:

Save / Share:

Works referenced in this record:

The directory-based cache coherence protocol for the DASH multiprocessor
journal, May 1990

  • Lenoski, Daniel; Laudon, James; Gharachorloo, Kourosh
  • ACM SIGARCH Computer Architecture News, Vol. 18, Issue 3, p. 148-159
  • DOI: 10.1145/325096.325132

Vertical Integration of Stacked DRAM and High-Speed Logic Device Using SMAFTI Technology
journal, August 2009

  • Kurita, Y.; Matsui, S.; Takahashi, N.
  • IEEE Transactions on Advanced Packaging, Vol. 32, Issue 3, p. 657-665
  • DOI: 10.1109/TADVP.2009.2015461

QuickRelease: A throughput-oriented approach to release consistency on GPUs
conference, February 2014

  • Hechtman, Blake A.; Che, Shuai; Hower, Derek R.
  • 2014 IEEE 20th International Symposium on High Performance Computer Architecture (HPCA)
  • DOI: 10.1109/HPCA.2014.6835930

Dynamic self-invalidation: reducing coherence overhead in shared-memory multiprocessors
conference, January 1995

  • Lebeck, Alvin R.; Wood, David A.
  • ISCA '95 Proceedings of the 22nd annual international symposium on Computer architecture, p. 48-59
  • DOI: 10.1145/223982.223995

Active Memory Cube: A processing-in-memory architecture for exascale systems
journal, March 2015

  • Nair, R.; Antao, S. F.; Bertolli, C.
  • IBM Journal of Research and Development, Vol. 59, Issue 2/3, p. 17:1-17:14
  • DOI: 10.1147/JRD.2015.2409732