Global to push GA events into
skip to main content

Title: Efficient accesses of data structures using processing near memory

Systems, apparatuses, and methods for implementing efficient queues and other data structures. A queue may be shared among multiple processors and/or threads without using explicit software atomic instructions to coordinate access to the queue. System software may allocate an atomic queue and corresponding queue metadata in system memory and return, to the requesting thread, a handle referencing the queue metadata. Any number of threads may utilize the handle for accessing the atomic queue. The logic for ensuring the atomicity of accesses to the atomic queue may reside in a management unit in the memory controller coupled to the memory where the atomic queue is allocated.
; ;
Issue Date:
OSTI Identifier:
Advanced Micro Devices, Inc. (Santa Clara, CA) LLNL
Patent Number(s):
Application Number:
Contract Number:
Resource Relation:
Patent File Date: 2016 Mar 07
Research Org:
Lawrence Livermore National Lab. (LLNL), Livermore, CA (United States)
Sponsoring Org:
Country of Publication:
United States

Similar records in DOepatents and OSTI.GOV collections: