Multi-petascale highly efficient parallel supercomputer
Abstract
A Multi-Petascale Highly Efficient Parallel Supercomputer of 100 petaflop-scale includes node architectures based upon System-On-a-Chip technology, where each processing node comprises a single Application Specific Integrated Circuit (ASIC). The ASIC nodes are interconnected by a five dimensional torus network that optimally maximize the throughput of packet communications between nodes and minimize latency. The network implements collective network and a global asynchronous network that provides global barrier and notification functions. Integrated in the node design include a list-based prefetcher. The memory system implements transaction memory, thread level speculation, and multiversioning cache that improves soft error rate at the same time and supports DMA functionality allowing for parallel processing message-passing.
- Inventors:
- more »
- Issue Date:
- Research Org.:
- GLOBALFOUNDRIES INC., Grand Cayman, KY (Cayman Islands)
- Sponsoring Org.:
- USDOE
- OSTI Identifier:
- 1440757
- Patent Number(s):
- 9971713
- Application Number:
- 14/701,371
- Assignee:
- GLOBALFOUNDRIES INC. (Grand Cayman, KY)
- Patent Classifications (CPCs):
-
G - PHYSICS G06 - COMPUTING G06F - ELECTRIC DIGITAL DATA PROCESSING
Y - NEW / CROSS SECTIONAL TECHNOLOGIES Y02 - TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE Y02D - CLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THIR OWN ENERGY USE
- DOE Contract Number:
- B554331
- Resource Type:
- Patent
- Resource Relation:
- Patent File Date: 2015 Apr 30
- Country of Publication:
- United States
- Language:
- English
- Subject:
- 97 MATHEMATICS AND COMPUTING
Citation Formats
Asaad, Sameh, Bellofatto, Ralph E., Blocksome, Michael A., Blumrich, Matthias A., Boyle, Peter, Brunheroto, Jose R., Chen, Dong, Cher, Chen-Yong, Chiu, George L., Christ, Norman, Coteus, Paul W., Davis, Kristan D., Dozsa, Gabor J., Eichenberger, Alexandre E., Eisley, Noel A., Ellavsky, Matthew R., Evans, Kahn C., Fleischer, Bruce M., Fox, Thomas W., Gara, Alan, Giampapa, Mark E., Gooding, Thomas M., Gschwind, Michael K., Gunnels, John A., Hall, Shawn A., Haring, Rudolf A., Heidelberger, Philip, Inglett, Todd A., Knudson, Brant L., Kopcsay, Gerard V., Kumar, Sameer, Mamidala, Amith R., Marcella, James A., Megerian, Mark G., Miller, Douglas R., Miller, Samuel J., Muff, Adam J., Mundy, Michael B., O'Brien, John K., O'Brien, Kathryn M., Ohmacht, Martin, Parker, Jeffrey J., Poole, Ruth J., Ratterman, Joseph D., Salapura, Valentina, Satterfield, David L., Senger, Robert M., Steinmacher-Burow, Burkhard, Stockdell, William M., Stunkel, Craig B., Sugavanam, Krishnan, Sugawara, Yutaka, Takken, Todd E., Trager, Barry M., Van Oosten, James L., Wait, Charles D., Walkup, Robert E., Watson, Alfred T., Wisniewski, Robert W., and Wu, Peng. Multi-petascale highly efficient parallel supercomputer. United States: N. p., 2018.
Web.
Asaad, Sameh, Bellofatto, Ralph E., Blocksome, Michael A., Blumrich, Matthias A., Boyle, Peter, Brunheroto, Jose R., Chen, Dong, Cher, Chen-Yong, Chiu, George L., Christ, Norman, Coteus, Paul W., Davis, Kristan D., Dozsa, Gabor J., Eichenberger, Alexandre E., Eisley, Noel A., Ellavsky, Matthew R., Evans, Kahn C., Fleischer, Bruce M., Fox, Thomas W., Gara, Alan, Giampapa, Mark E., Gooding, Thomas M., Gschwind, Michael K., Gunnels, John A., Hall, Shawn A., Haring, Rudolf A., Heidelberger, Philip, Inglett, Todd A., Knudson, Brant L., Kopcsay, Gerard V., Kumar, Sameer, Mamidala, Amith R., Marcella, James A., Megerian, Mark G., Miller, Douglas R., Miller, Samuel J., Muff, Adam J., Mundy, Michael B., O'Brien, John K., O'Brien, Kathryn M., Ohmacht, Martin, Parker, Jeffrey J., Poole, Ruth J., Ratterman, Joseph D., Salapura, Valentina, Satterfield, David L., Senger, Robert M., Steinmacher-Burow, Burkhard, Stockdell, William M., Stunkel, Craig B., Sugavanam, Krishnan, Sugawara, Yutaka, Takken, Todd E., Trager, Barry M., Van Oosten, James L., Wait, Charles D., Walkup, Robert E., Watson, Alfred T., Wisniewski, Robert W., & Wu, Peng. Multi-petascale highly efficient parallel supercomputer. United States.
Asaad, Sameh, Bellofatto, Ralph E., Blocksome, Michael A., Blumrich, Matthias A., Boyle, Peter, Brunheroto, Jose R., Chen, Dong, Cher, Chen-Yong, Chiu, George L., Christ, Norman, Coteus, Paul W., Davis, Kristan D., Dozsa, Gabor J., Eichenberger, Alexandre E., Eisley, Noel A., Ellavsky, Matthew R., Evans, Kahn C., Fleischer, Bruce M., Fox, Thomas W., Gara, Alan, Giampapa, Mark E., Gooding, Thomas M., Gschwind, Michael K., Gunnels, John A., Hall, Shawn A., Haring, Rudolf A., Heidelberger, Philip, Inglett, Todd A., Knudson, Brant L., Kopcsay, Gerard V., Kumar, Sameer, Mamidala, Amith R., Marcella, James A., Megerian, Mark G., Miller, Douglas R., Miller, Samuel J., Muff, Adam J., Mundy, Michael B., O'Brien, John K., O'Brien, Kathryn M., Ohmacht, Martin, Parker, Jeffrey J., Poole, Ruth J., Ratterman, Joseph D., Salapura, Valentina, Satterfield, David L., Senger, Robert M., Steinmacher-Burow, Burkhard, Stockdell, William M., Stunkel, Craig B., Sugavanam, Krishnan, Sugawara, Yutaka, Takken, Todd E., Trager, Barry M., Van Oosten, James L., Wait, Charles D., Walkup, Robert E., Watson, Alfred T., Wisniewski, Robert W., and Wu, Peng. Tue .
"Multi-petascale highly efficient parallel supercomputer". United States. https://www.osti.gov/servlets/purl/1440757.
@article{osti_1440757,
title = {Multi-petascale highly efficient parallel supercomputer},
author = {Asaad, Sameh and Bellofatto, Ralph E. and Blocksome, Michael A. and Blumrich, Matthias A. and Boyle, Peter and Brunheroto, Jose R. and Chen, Dong and Cher, Chen-Yong and Chiu, George L. and Christ, Norman and Coteus, Paul W. and Davis, Kristan D. and Dozsa, Gabor J. and Eichenberger, Alexandre E. and Eisley, Noel A. and Ellavsky, Matthew R. and Evans, Kahn C. and Fleischer, Bruce M. and Fox, Thomas W. and Gara, Alan and Giampapa, Mark E. and Gooding, Thomas M. and Gschwind, Michael K. and Gunnels, John A. and Hall, Shawn A. and Haring, Rudolf A. and Heidelberger, Philip and Inglett, Todd A. and Knudson, Brant L. and Kopcsay, Gerard V. and Kumar, Sameer and Mamidala, Amith R. and Marcella, James A. and Megerian, Mark G. and Miller, Douglas R. and Miller, Samuel J. and Muff, Adam J. and Mundy, Michael B. and O'Brien, John K. and O'Brien, Kathryn M. and Ohmacht, Martin and Parker, Jeffrey J. and Poole, Ruth J. and Ratterman, Joseph D. and Salapura, Valentina and Satterfield, David L. and Senger, Robert M. and Steinmacher-Burow, Burkhard and Stockdell, William M. and Stunkel, Craig B. and Sugavanam, Krishnan and Sugawara, Yutaka and Takken, Todd E. and Trager, Barry M. and Van Oosten, James L. and Wait, Charles D. and Walkup, Robert E. and Watson, Alfred T. and Wisniewski, Robert W. and Wu, Peng},
abstractNote = {A Multi-Petascale Highly Efficient Parallel Supercomputer of 100 petaflop-scale includes node architectures based upon System-On-a-Chip technology, where each processing node comprises a single Application Specific Integrated Circuit (ASIC). The ASIC nodes are interconnected by a five dimensional torus network that optimally maximize the throughput of packet communications between nodes and minimize latency. The network implements collective network and a global asynchronous network that provides global barrier and notification functions. Integrated in the node design include a list-based prefetcher. The memory system implements transaction memory, thread level speculation, and multiversioning cache that improves soft error rate at the same time and supports DMA functionality allowing for parallel processing message-passing.},
doi = {},
journal = {},
number = ,
volume = ,
place = {United States},
year = {2018},
month = {5}
}
Works referenced in this record:
System for using a data history table to select among multiple data prefetch algorithms
patent, August 1999
- Tran, Thang M.
- US Patent Document 5,941,981
Prefetching data using profile of cache misses from earlier code executions
patent, April 2000
- Lewchuk, W. Kurt
- US Patent Document 6,047,363
Method and apparatus for cache line prediction and prefetching using a prefetch controller and buffer and access history
patent, October 2000
- Kedem, Gershon; Ronen, Ronny; Yoaz, Adi
- US Patent Document 6,134,643
Hybrid hypercube/torus architecture
patent, May 2001
- Passint, Randal S.; Thorson, Greg; Galles, Michael B.
- US Patent Document 6,230,252
Data stream prefetching in a microprocessor
patent, March 2008
- Fluhr, Eric Jason; Frey, Bradly George; Griswell, Jr., John Barry
- US Patent Document 7,350,029
Method and apparatus of prefetching streams of varying prefetch depth
patent, January 2012
- Gara, Alan; Ohmacht, Martin; Salapura, Valentina
- US Patent Document 8,103,832
List based prefetch
patent, August 2012
- Boyle, Peter; Christ, Norman; Gara, Alan
- US Patent Document 8,255,633
Method and apparatus of parallel computing with simultaneously operating stream prefetching and list prefetching engines
patent, December 2012
- Boyle, Peter A.; Christ, Norman H.; Gara, Alan
- US Patent Document 8,327,077
Programmable stream prefetch with resource optimization
patent, January 2013
- Boyle, Peter; Christ, Norman; Gara, Alan
- US Patent Document 8,347,039
Scalable architecture based on single-chip multiprocessing
patent-application, April 2002
- Barroso, Luiz Andre; Gharachorloo, Kourosh; Nowatzyk, Andreas
- US Patent Document 09/877793; 20020046324
Optimized scalable network switch
patent-application, April 2004
- Blumrich, Matthias A.; Chen, Dong; Coteus, Paul W.
- US Patent Document 10/469001; 20040078482
Method and system for thread-based memory speculation in a memory subsystem of a data processing system
patent-application, June 2005
- Arimilli, Ravi Kumar; Ghai, Sanjeev; Maule, Warren Edward
- US Patent Document 10/733953; 20050132148
Per-set relaxation of cache inclusion
patent-application, June 2007
- Rajwar, Ravi; Mattina, Matthew
- US Patent Document 11/313114; 20070143550
Data processor having dynamic control of instruction prefetch buffer depth and method therefor
patent-application, September 2007
- Scott, Jeffrey W.; Moyer, William C.
- US Patent Document 11/385463; 20070226462
System and method for aggregating core-cache clusters in order to produce multi-core processors
patent-application, May 2008
- Sistla, Krishnakanth
- US Patent Document 11/605636; 20080126750
Ultrascalable Petaflop Parallel Supercomputer
patent-application, January 2009
- Blumrich, Matthias A.; Chen, Dong; Chiu, George
- US Patent Document 11/768905; 20090006808
Architectural support for scalable speculative parallelization in shared-memory multiprocessors
journal, May 2000
- Cintra, Marcelo; Martínez, José F.; Torrellas, Josep
- ACM SIGARCH Computer Architecture News, Vol. 28, Issue 2, p. 13-24
A PAB-Based Multi-Prefetcher Mechanism
journal, April 2006
- Gendler, Alexander; Mendelson, Avi; Birk, Yitzhak
- International Journal of Parallel Programming, Vol. 34, Issue 2, p. 171-188