DOE Patents title logo U.S. Department of Energy
Office of Scientific and Technical Information

Title: Integrated packaging of multiple double sided cooling planar bond power modules

Abstract

An integrated double sided cooled power module has one or multiple phase legs configuration including one or more planar power packages, each planar power package having an upper power switch unit and a lower power switch unit directly bonded and interconnected between two insulated power substrates, and further sandwiched between two heat exchangers via direct bonds. A segmented coolant manifold is interposed with the one or more planar power packages and creates a sealed enclosure that defines a coolant inlet, a coolant outlet and a coolant flow path between the inlet and the outlet. A coolant circulates along the flow path to remove heat and increase the power density of the power module.

Inventors:
Issue Date:
Research Org.:
Oak Ridge National Laboratory (ORNL), Oak Ridge, TN (United States)
Sponsoring Org.:
USDOE
OSTI Identifier:
1433849
Patent Number(s):
9941234
Application Number:
15/159,860
Assignee:
UT-Battelle, LLC (Oak Ridge, TN)
Patent Classifications (CPCs):
H - ELECTRICITY H01 - BASIC ELECTRIC ELEMENTS H01L - SEMICONDUCTOR DEVICES
H - ELECTRICITY H02 - GENERATION H02M - APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS
DOE Contract Number:  
AC05-00OR22725
Resource Type:
Patent
Resource Relation:
Patent File Date: 2016 May 20
Country of Publication:
United States
Language:
English
Subject:
42 ENGINEERING

Citation Formats

Liang, Zhenxian. Integrated packaging of multiple double sided cooling planar bond power modules. United States: N. p., 2018. Web.
Liang, Zhenxian. Integrated packaging of multiple double sided cooling planar bond power modules. United States.
Liang, Zhenxian. Tue . "Integrated packaging of multiple double sided cooling planar bond power modules". United States. https://www.osti.gov/servlets/purl/1433849.
@article{osti_1433849,
title = {Integrated packaging of multiple double sided cooling planar bond power modules},
author = {Liang, Zhenxian},
abstractNote = {An integrated double sided cooled power module has one or multiple phase legs configuration including one or more planar power packages, each planar power package having an upper power switch unit and a lower power switch unit directly bonded and interconnected between two insulated power substrates, and further sandwiched between two heat exchangers via direct bonds. A segmented coolant manifold is interposed with the one or more planar power packages and creates a sealed enclosure that defines a coolant inlet, a coolant outlet and a coolant flow path between the inlet and the outlet. A coolant circulates along the flow path to remove heat and increase the power density of the power module.},
doi = {},
journal = {},
number = ,
volume = ,
place = {United States},
year = {2018},
month = {4}
}

Works referenced in this record:

Chip stacking by edge metallization
patent, October 1998


High-power thyristor module having cooling effect
patent, September 2010


Direct dipping cooled power module and packaging
patent, March 2011


3-D ICs with microfluidic interconnects and methods of constructing same
patent, April 2011


Semiconductor device with heat spreaders
patent, April 2013


Package for high power devices
patent, October 2013


Cooling apparatus
patent, June 2015


Electric Power Conversion Apparatus
patent-application, September 2009


Semiconductor Module with Cooling Mechanism and Production Method Thereof
patent-application, December 2011


Power Module Packaging with Double Sided Planar Interconnection and Heat Exchangers
patent-application, January 2013


Semiconductor Device and Manufacturing Method for Same
patent-application, August 2014


Power Control Unit for High Power Hybrid System
conference, April 2007


3D stacking of chips with electrical and microfluidic I/O interconnects
conference, May 2008


Integrated Microfluidic Cooling and Interconnects for 2D and 3D Chips
journal, February 2010