DOE Patents title logo U.S. Department of Energy
Office of Scientific and Technical Information

Title: Reducing leakage current in semiconductor devices

Abstract

A semiconductor device includes a first region having a first semiconductor material and a second region having a second semiconductor material. The second region is formed over the first region. The semiconductor device also includes a current blocking structure formed in the first region between first and second terminals of the semiconductor device. The current blocking structure is configured to reduce current flow in the first region between the first and second terminals.

Inventors:
; ;
Issue Date:
Research Org.:
Massachusetts Inst. of Technology (MIT), Cambridge, MA (United States)
Sponsoring Org.:
USDOE
OSTI Identifier:
1425209
Patent Number(s):
9911813
Application Number:
14/651,012
Assignee:
Massachusetts Institute of Technology (Cambridge, MA)
Patent Classifications (CPCs):
H - ELECTRICITY H01 - BASIC ELECTRIC ELEMENTS H01L - SEMICONDUCTOR DEVICES
DOE Contract Number:  
AR0000123
Resource Type:
Patent
Resource Relation:
Patent File Date: 2013 Dec 11
Country of Publication:
United States
Language:
English
Subject:
42 ENGINEERING

Citation Formats

Lu, Bin, Matioli, Elison de Nazareth, and Palacios, Tomas Apostol. Reducing leakage current in semiconductor devices. United States: N. p., 2018. Web.
Lu, Bin, Matioli, Elison de Nazareth, & Palacios, Tomas Apostol. Reducing leakage current in semiconductor devices. United States.
Lu, Bin, Matioli, Elison de Nazareth, and Palacios, Tomas Apostol. Tue . "Reducing leakage current in semiconductor devices". United States. https://www.osti.gov/servlets/purl/1425209.
@article{osti_1425209,
title = {Reducing leakage current in semiconductor devices},
author = {Lu, Bin and Matioli, Elison de Nazareth and Palacios, Tomas Apostol},
abstractNote = {A semiconductor device includes a first region having a first semiconductor material and a second region having a second semiconductor material. The second region is formed over the first region. The semiconductor device also includes a current blocking structure formed in the first region between first and second terminals of the semiconductor device. The current blocking structure is configured to reduce current flow in the first region between the first and second terminals.},
doi = {},
journal = {},
number = ,
volume = ,
place = {United States},
year = {2018},
month = {3}
}

Works referenced in this record:

Raised source/drain transistor
patent, March 1991


Semiconductor integrated circuit device
patent, January 1992


Method of anisotropically etching silicon
patent, March 1996


Gallium nitride based diodes with low forward voltage and low reverse current operation
patent-application, November 2005


Semiconductor device with reduced leakage current, and method of fabrication
patent-application, June 2006


Field Effect Transistor, and Multilayered Epitaxial Film for use in Preparation of Field Effect Transistor
patent-application, February 2009


Semiconductor Structure and Method of Manufacture
patent-application, June 2009


Semiconductor Structure and Method of Manufacture
patent-application, June 2009


Semiconductor Structure and Method of Manufacture
patent-application, June 2009


Sacrificial Pillar Dielectric Platform
patent-application, July 2009


Semiconductor Device
patent-application, July 2009


ONO Spacer Etch Process to Reduce Dark Current
patent-application, January 2010


Nitride Semiconductor Device
patent-application, April 2011


Semiconductor Devices Having a Recessed Electrode Structure
patent-application, April 2013


Structure Including Gallium Nitride Substrate and Method of Manufacturing the Gallium Nitride Substrate
patent-application, April 2014


Semiconductor Light-Emitting Device and Method of Manufacturing the Same
patent-application, September 2015


Characterization of a Time Multiplexed Inductively Coupled Plasma Etcher
journal, January 1999


Epitaxial Lateral Overgrowth of GaN
journal, September 2001


Origin of etch delay time in Cl2 dry etching of AlGaN/GaN structures
journal, December 2003


High power AlGaN/GaN HFET with a high breakdown voltage of over 1.8 kV on 4 inch Si substrates and the suppression of current collapse
conference, May 2008


GaN-Based Devices on Si
journal, December 2002


Gan-on-Silicon Based Technology for RF Cellular and Wimax Infrastructure Applications
conference, June 2006


High Breakdown ( >1500 V ) AlGaN/GaN HEMTs by Substrate-Transfer Technology
journal, September 2010


Growth of embedded photonic crystals for GaN-based optoelectronic devices
journal, July 2009


GaN enhancement∕depletion-mode FET logic for mixed signal applications
journal, January 2005


Ultrathin gate oxide CMOS on [111] surface-oriented Si substrate
journal, September 2002


High-power AlGaN/GaN HEMTs for Ka-band applications
journal, November 2005


Optimization of AlGaN/GaN HEMTs for high frequency operation
journal, May 2006


Breakdown Enhancement of AlGaN/GaN HEMTs on 4-in Silicon by Improving the GaN Quality on Thick Buffer Layers
journal, June 2009


High-Breakdown Enhancement-Mode AlGaN/GaN HEMTs with Integrated Slant Field-Plate
conference, December 2006


40-W/mm Double Field-plated GaN HEMTs
conference, June 2006


An insulator-lined silicon substrate-via technology with high aspect ratio
journal, January 2001