Reducing leakage current in semiconductor devices
Abstract
A semiconductor device includes a first region having a first semiconductor material and a second region having a second semiconductor material. The second region is formed over the first region. The semiconductor device also includes a current blocking structure formed in the first region between first and second terminals of the semiconductor device. The current blocking structure is configured to reduce current flow in the first region between the first and second terminals.
- Inventors:
- Issue Date:
- Research Org.:
- Massachusetts Inst. of Technology (MIT), Cambridge, MA (United States)
- Sponsoring Org.:
- USDOE
- OSTI Identifier:
- 1425209
- Patent Number(s):
- 9911813
- Application Number:
- 14/651,012
- Assignee:
- Massachusetts Institute of Technology (Cambridge, MA)
- Patent Classifications (CPCs):
-
H - ELECTRICITY H01 - BASIC ELECTRIC ELEMENTS H01L - SEMICONDUCTOR DEVICES
- DOE Contract Number:
- AR0000123
- Resource Type:
- Patent
- Resource Relation:
- Patent File Date: 2013 Dec 11
- Country of Publication:
- United States
- Language:
- English
- Subject:
- 42 ENGINEERING
Citation Formats
Lu, Bin, Matioli, Elison de Nazareth, and Palacios, Tomas Apostol. Reducing leakage current in semiconductor devices. United States: N. p., 2018.
Web.
Lu, Bin, Matioli, Elison de Nazareth, & Palacios, Tomas Apostol. Reducing leakage current in semiconductor devices. United States.
Lu, Bin, Matioli, Elison de Nazareth, and Palacios, Tomas Apostol. Tue .
"Reducing leakage current in semiconductor devices". United States. https://www.osti.gov/servlets/purl/1425209.
@article{osti_1425209,
title = {Reducing leakage current in semiconductor devices},
author = {Lu, Bin and Matioli, Elison de Nazareth and Palacios, Tomas Apostol},
abstractNote = {A semiconductor device includes a first region having a first semiconductor material and a second region having a second semiconductor material. The second region is formed over the first region. The semiconductor device also includes a current blocking structure formed in the first region between first and second terminals of the semiconductor device. The current blocking structure is configured to reduce current flow in the first region between the first and second terminals.},
doi = {},
journal = {},
number = ,
volume = ,
place = {United States},
year = {2018},
month = {3}
}
Works referenced in this record:
Raised source/drain transistor
patent, March 1991
- Rodder, Mark S.; Chapman, Richard A.
- US Patent Document 4,998,150
Semiconductor integrated circuit device
patent, January 1992
- Murata, Jun; Miyazawa, Hideyuki; Asayama, Kyoichiro
- US Patent Document 5,081,515
Isolation region in a group III-V semiconductor device and method of making the same
patent, March 1995
- Ko, Kei-Yu; Chen, Samuel; Lee, Shuit-Tong
- US Patent Document 5,399,900
Method of anisotropically etching silicon
patent, March 1996
- Laermer, Franz; Schilp, Andrea
- US Patent Document 5,501,893
Method for fabricating a radiation-emitting semiconductor chip based on III-V nitride semiconductor
patent, September 2006
- Bader, Stefan; Fehrer, Michael; Hahn, Berthold
- US Patent Document 7,105,370
Nitride-based semiconductor device of reduced current leakage
patent, February 2009
- Otsuka, Koji; Kaneko, Nobuo
- US Patent Document 7,491,983
Methods of fabricating transistors including dielectrically-supported gate electrodes
patent, May 2010
- Smith, Richard Peter; Sheppard, Scott
- US Patent Document 7,709,269
Gallium nitride based diodes with low forward voltage and low reverse current operation
patent-application, November 2005
- Parikh, Primit; Mishra, Umesh
- US Patent Document 11/173035; 20050242366
Semiconductor device with reduced leakage current, and method of fabrication
patent-application, June 2006
- Otsuka, Koji; Chino, Emiko; Yanagihara, Masataka
- US Patent Document 11/341276; 20060118824
Field Effect Transistor, and Multilayered Epitaxial Film for use in Preparation of Field Effect Transistor
patent-application, February 2009
- Inoue, Takashi; Nakayama, Tatsuo; Ando, Yuji
- US Patent Document 12/159599; 20090045438
Semiconductor Structure and Method of Manufacture
patent-application, June 2009
- Tischler, Michael Albert
- US Patent Document 12/330748; 20090146244
Semiconductor Structure and Method of Manufacture
patent-application, June 2009
- Tischler, Michael Albert
- US Patent Document 12/330760; 20090146245
Semiconductor Structure and Method of Manufacture
patent-application, June 2009
- Tischler, Michael Albert
- US Patent Document 12/330763; 20090148998
Sacrificial Pillar Dielectric Platform
patent-application, July 2009
- Gogoi, Bishnu Prasanna; Wolfert, David William
- US Patent Document 12/330765; 20090174040
Semiconductor Device
patent-application, July 2009
- Sato, Yoshihiro; Kaya, Shusuke
- US Patent Document 12/341216; 20090189191
ONO Spacer Etch Process to Reduce Dark Current
patent-application, January 2010
- Huo, Jieguang; Yang, Jianping
- US Patent Document 12/238696; 20100009487
Nitride Semiconductor Device
patent-application, April 2011
- Ishida, Hidetoshi; Uemoto, Yasuhiro; Hikita, Masahiro
- US Patent Document 13/001825; 20110095335
Semiconductor Devices Having a Recessed Electrode Structure
patent-application, April 2013
- Palacios, Tomas Apostol; Lu, Bin; Matioli, Elison de Nazareth
- US Patent Document 13/649658; 20130099247
Structure Including Gallium Nitride Substrate and Method of Manufacturing the Gallium Nitride Substrate
patent-application, April 2014
- Wenxu, Xianyu; Kim, Yeon-hee; Moon, Chang-youl
- US Patent Document 13/848281; 20140110717
Semiconductor Light-Emitting Device and Method of Manufacturing the Same
patent-application, September 2015
- Akiyama, Kazuhiro
- US Patent Document 14/475527; 20150263229
Characterization of a Time Multiplexed Inductively Coupled Plasma Etcher
journal, January 1999
- Ayon, A. A.; Braff, R.; Lin, C. C.
- Journal of The Electrochemical Society, Vol. 146, Issue 1, p. 339-349
Epitaxial Lateral Overgrowth of GaN
journal, September 2001
- Beaumont, B.; Vennéguès, Ph.; Gibart, P.
- physica status solidi (b), Vol. 227, Issue 1, p. 1-43
Origin of etch delay time in Cl2 dry etching of AlGaN/GaN structures
journal, December 2003
- Buttari, D.; Chini, A.; Palacios, T.
- Applied Physics Letters, Vol. 83, Issue 23, p. 4779-4781
High power AlGaN/GaN HFET with a high breakdown voltage of over 1.8 kV on 4 inch Si substrates and the suppression of current collapse
conference, May 2008
- Ikeda, Nariaki; Kaya, Syuusuke; Li, Jiang
- 2008 20th International Symposium on Power Semiconductor Devices and IC's
GaN-Based Devices on Si
journal, December 2002
- Krost, A.; Dadgar, A.
- physica status solidi (a), Vol. 194, Issue 2, p. 361-375
Gan-on-Silicon Based Technology for RF Cellular and Wimax Infrastructure Applications
conference, June 2006
- Linthicum, K.; Chaudhari, A.; Cook, J.
- 2006 64th Device Research Conference
High Breakdown ( >1500 V ) AlGaN/GaN HEMTs by Substrate-Transfer Technology
journal, September 2010
- Lu, Bin; Palacios, Tomás
- IEEE Electron Device Letters, Vol. 31, Issue 9, p. 951-953
Growth of embedded photonic crystals for GaN-based optoelectronic devices
journal, July 2009
- Matioli, Elison; Keller, Stacia; Wu, Feng
- Journal of Applied Physics, Vol. 106, Issue 2, Article No. 024309
GaN enhancement∕depletion-mode FET logic for mixed signal applications
journal, January 2005
- Micovic, M.; Tsen, T.; Hu, M.
- Electronics Letters, Vol. 41, Issue 19, p. 1081-1083
Ultrathin gate oxide CMOS on [111] surface-oriented Si substrate
journal, September 2002
- Momose, H. S.; Ohguro, T.; Nakamura, S.-I.
- IEEE Transactions on Electron Devices, Vol. 49, Issue 9, p. 1597-1605
High-power AlGaN/GaN HEMTs for Ka-band applications
journal, November 2005
- Palacios, T.; Chakraborty, A.; Rajan, S.
- IEEE Electron Device Letters, Vol. 26, Issue 11, p. 781-783
Optimization of AlGaN/GaN HEMTs for high frequency operation
journal, May 2006
- Palacios, T.; Dora, Y.; Chakraborty, A.
- physica status solidi (a), Vol. 203, Issue 7, p. 1845-1850
Breakdown Enhancement of AlGaN/GaN HEMTs on 4-in Silicon by Improving the GaN Quality on Thick Buffer Layers
journal, June 2009
- Selvaraj, S. L.; Suzue, T.; Egawa, T.
- IEEE Electron Device Letters, Vol. 30, Issue 6, p. 587-589
High-Breakdown Enhancement-Mode AlGaN/GaN HEMTs with Integrated Slant Field-Plate
conference, December 2006
- Suh, C. S.; Dora, Y.; Fichtenbaum, N.
- 2006 International Electron Devices Meeting
40-W/mm Double Field-plated GaN HEMTs
conference, June 2006
- Wu, Y.-f.; Moore, M.; Saxler, A.
- 2006 64th Device Research Conference
An insulator-lined silicon substrate-via technology with high aspect ratio
journal, January 2001
- Wu, J. H.; Scholvin, J.; Del Alamo, J. A.
- IEEE Transactions on Electron Devices, Vol. 48, Issue 9, p. 2181-2183