DOE Patents title logo U.S. Department of Energy
Office of Scientific and Technical Information

Title: Centrally managed unified shared virtual address space

Abstract

Systems, apparatuses, and methods for managing a unified shared virtual address space. A host may execute system software and manage a plurality of nodes coupled to the host. The host may send work tasks to the nodes, and for each node, the host may externally manage the node's view of the system's virtual address space. Each node may have a central processing unit (CPU) style memory management unit (MMU) with an internal translation lookaside buffer (TLB). In one embodiment, the host may be coupled to a given node via an input/output memory management unit (IOMMU) interface, where the IOMMU frontend interface shares the TLB with the given node's MMU. In another embodiment, the host may control the given node's view of virtual address space via memory-mapped control registers.

Inventors:
Issue Date:
Research Org.:
Lawrence Livermore National Laboratory (LLNL), Livermore, CA (United States)
Sponsoring Org.:
USDOE
OSTI Identifier:
1420778
Patent Number(s):
9892058
Application Number:
14/970,940
Assignee:
Advanced Micro Devices, Inc. (Sunnyvale, CA)
Patent Classifications (CPCs):
G - PHYSICS G06 - COMPUTING G06F - ELECTRIC DIGITAL DATA PROCESSING
Y - NEW / CROSS SECTIONAL TECHNOLOGIES Y02 - TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE Y02D - CLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THIR OWN ENERGY USE
DOE Contract Number:  
AC52-07NA27344
Resource Type:
Patent
Resource Relation:
Patent File Date: 2015 Dec 16
Country of Publication:
United States
Language:
English
Subject:
97 MATHEMATICS AND COMPUTING

Citation Formats

Wilkes, John. Centrally managed unified shared virtual address space. United States: N. p., 2018. Web.
Wilkes, John. Centrally managed unified shared virtual address space. United States.
Wilkes, John. Tue . "Centrally managed unified shared virtual address space". United States. https://www.osti.gov/servlets/purl/1420778.
@article{osti_1420778,
title = {Centrally managed unified shared virtual address space},
author = {Wilkes, John},
abstractNote = {Systems, apparatuses, and methods for managing a unified shared virtual address space. A host may execute system software and manage a plurality of nodes coupled to the host. The host may send work tasks to the nodes, and for each node, the host may externally manage the node's view of the system's virtual address space. Each node may have a central processing unit (CPU) style memory management unit (MMU) with an internal translation lookaside buffer (TLB). In one embodiment, the host may be coupled to a given node via an input/output memory management unit (IOMMU) interface, where the IOMMU frontend interface shares the TLB with the given node's MMU. In another embodiment, the host may control the given node's view of virtual address space via memory-mapped control registers.},
doi = {},
journal = {},
number = ,
volume = ,
place = {United States},
year = {2018},
month = {2}
}

Works referenced in this record:

Memory manager for multi-media apparatus and method therefor
patent, July 2001


Concurrent task execution in a multi-processor, single operating system environment
patent-application, February 2004


Method and apparatus for processing 2D operations in a tiled graphics architecture
patent, November 2004


Shared Virtual Address Space for Heterogeneous Processors
patent-application, December 2016


Information processor and multi-hit control method
patent-application, February 2006


Synchronized two-level graphics processing cache
patent, November 2004


Method and apparatus to power up an integrated device from a low power state
patent, January 2003


Software controlled cache configuration based on average miss rate
patent, January 2004


Shared virtual address translation unit for a multiprocessor system
patent, November 1984


Dynamically Switching A Workload Between Heterogeneous Cores Of A Processor
patent-application, April 2014


Method for patching virtually aliased pages by a virtual-machine monitor
patent, May 2007


Shared translation look-aside buffer and method
patent-application, December 2006


Hardware driven processor state storage prior to entering a low power mode
patent-application, June 2009


Multimedia processor employing a shared CPU-graphics cache
patent, October 2004


System and method for cache sharing
patent, October 2004


Z buffer with degree of visibility test
patent, September 1999


Protocol for transitioning in and out of zero-power state
patent, September 2011


Hardware demapping of TLBs shared by multiple threads
patent-application, March 2007


Hierarchical Z-buffer visibility
conference, January 1993

  • Greene, Ned; Kass, Michael; Miller, Gavin
  • Proceedings of the 20th annual conference on Computer graphics and interactive techniques - SIGGRAPH '93
  • https://doi.org/10.1145/166117.166147

System and method for using protection keys to emulate a large region identifier space
patent-application, December 2006


Software assisted hardware TLB miss handler
patent, February 1996


Multiprocessing aspects of the PowerPC 601
conference, January 1993


Caching TLB translations using a unified page table walker cache
patent, August 2016


Selective guest system purge control
patent, October 1988


Lazy TLB consistency for large-scale multiprocessors
conference, January 1997


Peripheral device feature allowing processors to enter a low power state
patent, January 2007


Multiple microprocessors with a shared cache
patent, June 2004


Transitioning a processor package to a low power state
patent-application, June 2009


Providing Metadata In A Translation Lookaside Buffer (TLB)
patent-application, August 2011


Managing Translation of a Same Address Across Multiple Contexts Using a Same Entry in a Translation Lookaside Buffer
patent-application, October 2015


Computer system having shared address space among multiple virtual address spaces
patent, January 2004


Translation Lookaside Buffer (TLB) with Reserved Areas for Specific Sources
patent-application, December 2010


Software assisted translation lookaside buffer search mechanism
patent, January 2013


Shared translation look-aside buffer and method
patent, July 2008


Using Broadcast-Based TLB Sharing to Reduce Address-Translation Latency in a Shared-Memory System with Electrical Interconnect
patent-application, February 2014


Hardware demapping of TLBs shared by multiple threads
patent, June 2008


Systems and methods for accessing a unified translation lookaside buffer
patent, January 2015


Performing virtual to global address translation in processing subsystem
patent-application, December 2004


DiDi: Mitigating the Performance Impact of TLB Shootdowns Using a Shared TLB Directory
conference, October 2011

  • Villavieja, Carlos; Karakostas, Vasileios; Vilanova, Lluis
  • 2011 International Conference on Parallel Architectures and Compilation Techniques
  • https://doi.org/10.1109/PACT.2011.65

Scalable locality-conscious multithreaded memory allocation
conference, January 2006

  • Schneider, Scott; Antonopoulos, Christos D.; Nikolopoulos, Dimitrios S.
  • ISMM '06 Proceedings of the 5th international symposium on Memory management, p. 84-94
  • https://doi.org/10.1145/1133956.1133968

Multi-node system in which global address generated by processing subsystem includes global to local translation information
patent-application, December 2004