Global to push GA events into
skip to main content

Title: Unaligned instruction relocation

In one embodiment, a computer-implemented method includes receiving source code to be compiled into an executable file for an unaligned instruction set architecture (ISA). Aligned assembled code is generated, by a computer processor. The aligned assembled code complies with an aligned ISA and includes aligned processor code for a processor and aligned accelerator code for an accelerator. A first linking pass is performed on the aligned assembled code, including relocating a first relocation target in the aligned accelerator code that refers to a first object outside the aligned accelerator code. Unaligned assembled code is generated in accordance with the unaligned ISA and includes unaligned accelerator code for the accelerator and unaligned processor code for the processor. A second linking pass is performed on the unaligned assembled code, including relocating a second relocation target outside the unaligned accelerator code that refers to an object in the unaligned accelerator code.
; ; ;
Issue Date:
OSTI Identifier:
Patent Number(s):
Application Number:
Contract Number:
Resource Relation:
Patent File Date: 2015 Jun 19
Research Org:
International Business Machines Corporation, Armonk, NY (United States)
Sponsoring Org:
Country of Publication:
United States

Other works cited in this record:

Relocatable file format and method and apparatus for creating and loading same
patent, June 1998

Instruction compression and decompression system and method for a processor
patent, October 1998

Assembler system and method for a geometry accelerator
patent, March 1999

Object-code compatible representation of very long instruction word programs
patent, September 1999

Linker using relocation sequences
patent, October 2004

Aligning load/store data with big/little endian determined rotation distance control
patent, November 2004

Method and software for multithreaded processor with partitioned operations
patent, September 2008

Conflict-free register allocation
patent, September 2014

Transforming non-contiguous instruction specifiers to contiguous instruction specifiers
patent, March 2016

Instruction to load data up to a specified memory boundary indicated by the instruction
patent, July 2016

Rewriting symbol address initialization sequences
patent, July 2016

Method, apparatus and article for generation of debugging information
patent-application, July 2003

System and software for matched aligned and unaligned storage instructions
patent-application, August 2004

Multiple-thread processor for threaded software applications
patent-application, January 2005

System and method for simulating hardware interrupts
patent-application, July 2006

Programming environment for heterogeneous processor resource integration
patent-application, October 2008

Methods and Apparatus for Storage and Translation of Entropy Encoded Software Embedded within a Memory Hierarchy
patent-application, November 2012

Efficient Enqueuing of Values in SIMD Engines with Permute Unit
patent-application, June 2013

Processors, Methods, Systems, and Instructions to Generate Sequences of Integers in which Integers in Consecutive Positions Differ by a Constant Integer Stride and Where a Smallest Integer is Offset from Zero by an Integer Offset
patent-application, October 2013

Similar records in DOepatents and OSTI.GOV collections: