Performing stencil computations
Abstract
A method and apparatus for performing stencil computations efficiently are disclosed. In one embodiment, a processor receives an offset, and in response, retrieves a value from a memory via a single instruction, where the retrieving comprises: identifying, based on the offset, one of a plurality of registers of the processor; loading an address stored in the identified register; and retrieving from the memory the value at the address.
- Inventors:
- Issue Date:
- Research Org.:
- Lawrence Berkeley National Laboratory (LBNL), Berkeley, CA (United States)
- Sponsoring Org.:
- USDOE
- OSTI Identifier:
- 1417325
- Patent Number(s):
- 9870227
- Application Number:
- 14/352,870
- Assignee:
- THE REGENTS OF THE UNIVERSITY OF CALIFORNIA (Oakland, CA)
- Patent Classifications (CPCs):
-
G - PHYSICS G06 - COMPUTING G06F - ELECTRIC DIGITAL DATA PROCESSING
- DOE Contract Number:
- AC02-05CH11231
- Resource Type:
- Patent
- Resource Relation:
- Patent File Date: 2012 Nov 08
- Country of Publication:
- United States
- Language:
- English
- Subject:
- 97 MATHEMATICS AND COMPUTING
Citation Formats
Donofrio, David. Performing stencil computations. United States: N. p., 2018.
Web.
Donofrio, David. Performing stencil computations. United States.
Donofrio, David. Tue .
"Performing stencil computations". United States. https://www.osti.gov/servlets/purl/1417325.
@article{osti_1417325,
title = {Performing stencil computations},
author = {Donofrio, David},
abstractNote = {A method and apparatus for performing stencil computations efficiently are disclosed. In one embodiment, a processor receives an offset, and in response, retrieves a value from a memory via a single instruction, where the retrieving comprises: identifying, based on the offset, one of a plurality of registers of the processor; loading an address stored in the identified register; and retrieving from the memory the value at the address.},
doi = {},
journal = {},
number = ,
volume = ,
place = {United States},
year = {2018},
month = {1}
}
Save to My Library
You must Sign In or Create an Account in order to save documents to your library.
Works referenced in this record:
Optimization and Performance Modeling of Stencil Computations on Modern Microprocessors
journal, February 2009
- Datta, Kaushik; Kamil, Shoaib; Williams, Samuel
- SIAM Review, Vol. 51, Issue 1
Hashing and serial decoding techniques
patent-application, March 2007
- Cooke, Laurence H.
- US Patent Application 11/208882: 20070050596
Apparatus, system, and method for using page table entries in a graphics system to provide storage format information for address translation
patent, December 2010
- Montrym, John S.; Glasco, David B.; Molnar, Steven E.
- US Patent Document 7,859,541
Method and system for computational acceleration of seismic data processing
patent-application, June 2012
- Hu, Chaoshun; Wang, Yue; Nemeth, Tamas
- US Patent Application 12/969337: 20120159124