DOE Patents title logo U.S. Department of Energy
Office of Scientific and Technical Information

Title: Multithreading in vector processors

Abstract

In one embodiment, a system includes a processor having a vector processing mode and a multithreading mode. The processor is configured to operate on one thread per cycle in the multithreading mode. The processor includes a program counter register having a plurality of program counters, and the program counter register is vectorized. Each program counter in the program counter register represents a distinct corresponding thread of a plurality of threads. The processor is configured to execute the plurality of threads by activating the plurality of program counters in a round robin cycle.

Inventors:
; ;
Issue Date:
Research Org.:
International Business Machines Corp., Armonk, NY (United States)
Sponsoring Org.:
USDOE
OSTI Identifier:
1417324
Patent Number(s):
9870340
Application Number:
14/672,568
Assignee:
INTERNATIONAL BUSINESS MACHINES CORPORATION (Armonk, NY)
Patent Classifications (CPCs):
G - PHYSICS G06 - COMPUTING G06F - ELECTRIC DIGITAL DATA PROCESSING
DOE Contract Number:  
B599858
Resource Type:
Patent
Resource Relation:
Patent File Date: 2015 Mar 30
Country of Publication:
United States
Language:
English
Subject:
97 MATHEMATICS AND COMPUTING

Citation Formats

Evangelinos, Constantinos, Kim, Changhoan, and Nair, Ravi. Multithreading in vector processors. United States: N. p., 2018. Web.
Evangelinos, Constantinos, Kim, Changhoan, & Nair, Ravi. Multithreading in vector processors. United States.
Evangelinos, Constantinos, Kim, Changhoan, and Nair, Ravi. Tue . "Multithreading in vector processors". United States. https://www.osti.gov/servlets/purl/1417324.
@article{osti_1417324,
title = {Multithreading in vector processors},
author = {Evangelinos, Constantinos and Kim, Changhoan and Nair, Ravi},
abstractNote = {In one embodiment, a system includes a processor having a vector processing mode and a multithreading mode. The processor is configured to operate on one thread per cycle in the multithreading mode. The processor includes a program counter register having a plurality of program counters, and the program counter register is vectorized. Each program counter in the program counter register represents a distinct corresponding thread of a plurality of threads. The processor is configured to execute the plurality of threads by activating the plurality of program counters in a round robin cycle.},
doi = {},
journal = {},
number = ,
volume = ,
place = {United States},
year = {2018},
month = {1}
}

Works referenced in this record:

Processor for controlling tread switching
patent, January 2012


Data processing systems
patent-application, December 2014


Thread properties attribute vector based thread selection in multithreading processor
patent, June 2000


Multithreaded processor with multiple concurrent pipelines per thread
patent, November 2014


Multithreaded processor with efficient processing for convergence device applications
patent, November 2005


Processing Unit Incorporating Multirate Execution Unit
patent-application, July 2009


Thread-aware cache memory management
patent, December 2015


Digital data processing apparatus having multi-level register file
patent-application, December 2005


Effective use of a hardware barrier synchronization register for protocol synchronization
patent-application, March 2008


Interleaved multi-threaded vector processor
patent-application, November 2010


Multi-core multi-thread processor
patent-application, February 2005


Method and apparatus for efficient utilization for prescient instruction prefetch
patent-application, March 2005


Performance study of a multithreaded superscalar microprocessor
conference, January 1996


Vector register file
patent-application, February 2014