Global to push GA events into
skip to main content

Title: Efficient packet forwarding using cyber-security aware policies

For balancing load, a forwarder can selectively direct data from the forwarder to a processor according to a loading parameter. The selective direction includes forwarding the data to the processor for processing, transforming and/or forwarding the data to another node, and dropping the data. The forwarder can also adjust the loading parameter based on, at least in part, feedback received from the processor. One or more processing elements can store values associated with one or more flows into a structure without locking the structure. The stored values can be used to determine how to direct the flows, e.g., whether to process a flow or to drop it. The structure can be used within an information channel providing feedback to a processor.
Inventors:
Issue Date:
OSTI Identifier:
1404917
Assignee:
Significs And Elements, LLC CHO
Patent Number(s):
9,798,588
Application Number:
13/870,814
Contract Number:
SC0004400; SC0006343
Resource Relation:
Patent File Date: 2013 Apr 25
Research Org:
Significs And Elements, LLC., New York, NY (United States)
Sponsoring Org:
USDOE
Country of Publication:
United States
Language:
English
Subject:
97 MATHEMATICS AND COMPUTING

Other works cited in this record:

Searching for patterns in encrypted data
patent, August 1995

Latency tolerant risc-based multiple processor with event driven locality managers resulting from variable tagging
patent, August 1995

Locality manager having memory and independent code, bus interface logic, and synchronization components for a processing element for intercommunication in a latency tolerant multiple processor
patent, March 1997

Background memory allocation for multi-dimensional signal processing
patent, April 1998

Real-time document collection search engine with phrase indexing
patent, July 1999

Method of, system for, and computer program product for minimizing loop execution time by optimizing block/tile sizes
patent, September 1999

Internetworking apparatus for load balancing plural networks
patent, November 1999

Method and system for reordering the instructions of a computer program to optimize its execution
patent, December 1999

Non-literal textual search using fuzzy finite-state linear non-deterministic automata
patent, January 2000

Method and apparatus for improving performance of a program using a loop interchange, loop distribution, loop interchange sequence
patent, March 2000

System and method for identifying matches of query patterns to document text in a document textbase
patent, October 2000

Dynamic signature inspection-based network intrusion detection
patent, August 2001

Whole program path profiling
patent, December 2001

Information management and retrieval
patent, January 2002

Loop allocation for optimizing compilers
patent, November 2003

Method and apparatus for demultiplexing a shared data channel into a multitude of separate data streams, restoring the original CBR
patent, February 2004

System and method for regular expression matching using index
patent, June 2004

Loop optimization with mapping code on an architecture
patent, August 2004

Method for execution of query to search strings of characters that match pattern with a target string utilizing bit vector
patent, August 2004

Intrusion detection signature analysis using regular expressions and logical operators
patent, September 2004

Binary state machine system and method for REGEX processing of a data stream in an intrusion detection system
patent, April 2005

Search apparatus and method using order pattern including repeating pattern
patent, June 2005

Full regular expression search of network traffic
patent, October 2005

Method and system for memory management optimization
patent, October 2005

Method and apparatus for using ternary and binary content-addressable memory stages to classify packets
patent, February 2006

Programmable packet processor with flow resolution logic
patent, July 2006

System and method for creating systolic solvers
patent, August 2006

System and method for optimizing operations via dataflow analysis
patent, February 2007

System and method for performing regular expression matching with high parallelism
patent, May 2007

Simultaneously searching for a plurality of patterns definable by complex expressions, and efficiently generating data for such searching
patent, August 2007

Distribution of flows in a flow-based multi-processor system
patent, May 2008

Network surveillance using long-term and short-term statistical profiles to determine suspicious network activity
patent, September 2009

Arrangement in a network for passing control of distributed data between network nodes for optimized client access based on locality
patent, December 2009

Generating efficient parallel code using partitioning, coalescing, and degenerative loop and guard removal
patent, July 2010

Stateful packet content matching mechanisms
patent, August 2010

Selective code generation optimization for an advanced dual-representation polyhedral loop transformation framework
patent, December 2011

Parallel programming computing system to dynamically allocate program portions
patent, January 2012

Execution of hardware description language (HDL) programs
patent, July 2012

Parallel processing of distributed arrays and optimum data distribution
patent, August 2012

Media for performing parallel processing of distributed arrays
patent, August 2012

Collecting and analyzing graphical data flow web application results from multiple users
patent, November 2012

Session persistence
patent, September 2014

Systems and methods for detecting malicious network content
patent, September 2014

System and method for controlling updates of a data structure
patent, November 2014

Fast and robust classification algorithm for vein recognition using infrared images
patent, March 2015

System, apparatus and methods to implement high-speed network analyzers
patent, November 2015

Adaptively weighted, partitioned context edit distance string matching
patent-application, February 2002

Method and system for memory management optimization
patent-application, February 2004

Adaptive transaction manager for complex transactions and business process
patent-application, April 2004

Integrated circuit apparatus and method for high throughput signature based network applications
patent-application, May 2005

Method and apparatus for a generic language interface to apply loop optimization transformations
patent-application, March 2006

Modification of swing modulo scheduling to reduce register usage
patent-application, March 2006

Minimum-cost network hardening
patent-application, April 2006

Memory manager for heterogeneous memory control
patent-application, February 2007

Data transformations for streaming applications on multiprocessors
patent-application, March 2007

Methods And Systems To Detect An Evasion Attack
patent-application, August 2007

Event Detection Method
patent-application, January 2008

Speculative Code Motion for Memory Latency Hiding
patent-application, February 2009

System and Method for Advanced Polyhedral Loop Transformations of Source Code in a Compiler
patent-application, March 2009

Bi-Directional Communication in a Parallel Processing Environment
patent-application, May 2009

Variance Analysis for Translating Cuda code for Execution by a General Purpose Processor
patent-application, October 2009

System and Method for Domain Stretching for an Advanced Dual-Representation Polyhedral Loop Transformation Framework
patent-application, December 2009

Pipelined Processor and Compiler/Scheduler for Variable Number Branch Delay Slots
patent-application, February 2010

Cross-Product Refactoring Apparatus and Method
patent-application, June 2010

System, Apparatus and Methods to Implement High-Speed Network Analyzers
patent-application, November 2010

Systems and Methods for Efficient Detection of Fingerprinted Data and Information
patent-application, February 2011

Methods and Systems for Load Balancing Using Forecasting and Overbooking Techniques
patent-application, March 2011

Reducing Data Read Latency in a Network Communications Processor Architecture
patent-application, September 2011

Automatic Enterprise Service Bus Deployment at the Level of Individual Services
patent-application, November 2011

Fast and Robust Classification Algorithm for Vein Recognition Using Infrared Images
patent-application, October 2013

Systems and Methods of Data Processing Using an FPGA-Implemented Hash Function
patent-application, December 2013

Method and Apparatus for Detecting Application
patent-application, July 2015

Similar records in DOepatents and OSTI.GOV collections: