DOE Patents title logo U.S. Department of Energy
Office of Scientific and Technical Information

Title: Unaligned instruction relocation

Abstract

In one embodiment, a computer-implemented method includes receiving source code to be compiled into an executable file for an unaligned instruction set architecture (ISA). Aligned assembled code is generated, by a computer processor. The aligned assembled code complies with an aligned ISA and includes aligned processor code for a processor and aligned accelerator code for an accelerator. A first linking pass is performed on the aligned assembled code, including relocating a first relocation target in the aligned accelerator code that refers to a first object outside the aligned accelerator code. Unaligned assembled code is generated in accordance with the unaligned ISA and includes unaligned accelerator code for the accelerator and unaligned processor code for the processor. A second linking pass is performed on the unaligned assembled code, including relocating a second relocation target outside the unaligned accelerator code that refers to an object in the unaligned accelerator code.

Inventors:
; ; ;
Issue Date:
Research Org.:
International Business Machines Corp., Armonk, NY (United States)
Sponsoring Org.:
USDOE
OSTI Identifier:
1399904
Patent Number(s):
9792098
Application Number:
14/667,933
Assignee:
INTERNATIONAL BUSINESS MACHINES CORPORATION
Patent Classifications (CPCs):
G - PHYSICS G06 - COMPUTING G06F - ELECTRIC DIGITAL DATA PROCESSING
DOE Contract Number:  
B599858
Resource Type:
Patent
Resource Relation:
Patent File Date: 2015 Mar 25
Country of Publication:
United States
Language:
English
Subject:
97 MATHEMATICS AND COMPUTING

Citation Formats

Bertolli, Carlo, O'Brien, John K., Sallenave, Olivier H., and Sura, Zehra N. Unaligned instruction relocation. United States: N. p., 2017. Web.
Bertolli, Carlo, O'Brien, John K., Sallenave, Olivier H., & Sura, Zehra N. Unaligned instruction relocation. United States.
Bertolli, Carlo, O'Brien, John K., Sallenave, Olivier H., and Sura, Zehra N. Tue . "Unaligned instruction relocation". United States. https://www.osti.gov/servlets/purl/1399904.
@article{osti_1399904,
title = {Unaligned instruction relocation},
author = {Bertolli, Carlo and O'Brien, John K. and Sallenave, Olivier H. and Sura, Zehra N.},
abstractNote = {In one embodiment, a computer-implemented method includes receiving source code to be compiled into an executable file for an unaligned instruction set architecture (ISA). Aligned assembled code is generated, by a computer processor. The aligned assembled code complies with an aligned ISA and includes aligned processor code for a processor and aligned accelerator code for an accelerator. A first linking pass is performed on the aligned assembled code, including relocating a first relocation target in the aligned accelerator code that refers to a first object outside the aligned accelerator code. Unaligned assembled code is generated in accordance with the unaligned ISA and includes unaligned accelerator code for the accelerator and unaligned processor code for the processor. A second linking pass is performed on the unaligned assembled code, including relocating a second relocation target outside the unaligned accelerator code that refers to an object in the unaligned accelerator code.},
doi = {},
journal = {},
number = ,
volume = ,
place = {United States},
year = {2017},
month = {10}
}

Works referenced in this record:

Method of relocating file and system therefor
patent, October 1994


Instruction compression and decompression system and method for a processor
patent, October 1998


Linker using relocation sequences
patent, October 2004


Relocation format for linking
patent, November 2007


Instructions for efficiently accessing unaligned partial vectors
patent, November 2009


System and method for blurring instructions and data via binary obfuscation
patent, December 2013


Conflict-free register allocation
patent, September 2014


Systems and methods for watermarking software and other media
patent, November 2014


Instruction to load data up to a specified memory boundary indicated by the instruction
patent, July 2016


Rewriting symbol address initialization sequences
patent, July 2016


Method, apparatus and article for generation of debugging information
patent-application, July 2003


System and software for matched aligned and unaligned storage instructions
patent-application, August 2004


Multiple-thread processor for threaded software applications
patent-application, January 2005


System and method for simulating hardware interrupts
patent-application, July 2006


Programming environment for heterogeneous processor resource integration
patent-application, October 2008


Methods and Apparatus for Storage and Translation of Entropy Encoded Software Embedded within a Memory Hierarchy
patent-application, November 2012


Efficient Enqueuing of Values in SIMD Engines with Permute Unit
patent-application, June 2013


Binary Translator Driven Program State Relocation
patent-application, August 2014


DMA++: on the fly data realignment for on-chip memories
conference, January 2010