Global to push GA events into
skip to main content

Title: System on chip module configured for event-driven architecture

A system on chip (SoC) module is described herein, wherein the SoC modules comprise a processor subsystem and a hardware logic subsystem. The processor subsystem and hardware logic subsystem are in communication with one another, and transmit event messages between one another. The processor subsystem executes software actors, while the hardware logic subsystem includes hardware actors, the software actors and hardware actors conform to an event-driven architecture, such that the software actors receive and generate event messages and the hardware actors receive and generate event messages.
; ;
Issue Date:
OSTI Identifier:
National Technology & Engineering Solutions of Sandia, LLC SNL-A
Patent Number(s):
Application Number:
Contract Number:
Resource Relation:
Patent File Date: 2015 Apr 21
Research Org:
Sandia National Lab. (SNL-NM), Albuquerque, NM (United States)
Sponsoring Org:
Country of Publication:
United States

Other works cited in this record:

Managing interrupt requests from IP cores
patent, December 2011

Extended correlation methods in a content transformation engine
patent, August 2013

Microcontroller programmable system on a chip with programmable interconnect
patent, October 2013

PSOC architecture
patent, May 2014

Method and system for use of a field programmable gate array (FPGA) cell for controlling access to on-chip functions of a system on a chip (SOC) integrated circuit
patent-application, June 2003

Method and system for creating a customized support package for an FPGA-based system-on-chip (SoC)
patent-application, November 2004

Method and system for integrating cores in FPGA-based system-on-chip (SoC)
patent-application, August 2005

Intelligent Event Query Publish and Subscribe System
patent-application, May 2010

Massively Parallel Interconnect Fabric for Complex Semiconductor Devices
patent-application, April 2012

Publish/Subscribe System Interoperability
patent-application, April 2013

Serial Interface for FPGA Prototyping
patent-application, June 2013

Time-Sensitive Data Delivery
patent-application, October 2014

Similar records in DOepatents and OSTI.GOV collections: