DOE Patents title logo U.S. Department of Energy
Office of Scientific and Technical Information

Title: System on chip module configured for event-driven architecture

Abstract

A system on chip (SoC) module is described herein, wherein the SoC modules comprise a processor subsystem and a hardware logic subsystem. The processor subsystem and hardware logic subsystem are in communication with one another, and transmit event messages between one another. The processor subsystem executes software actors, while the hardware logic subsystem includes hardware actors, the software actors and hardware actors conform to an event-driven architecture, such that the software actors receive and generate event messages and the hardware actors receive and generate event messages.

Inventors:
; ;
Issue Date:
Research Org.:
Sandia National Lab. (SNL-NM), Albuquerque, NM (United States)
Sponsoring Org.:
USDOE
OSTI Identifier:
1399901
Patent Number(s):
9792250
Application Number:
14/691,769
Assignee:
National Technology & Engineering Solutions of Sandia, LLC
Patent Classifications (CPCs):
G - PHYSICS G06 - COMPUTING G06F - ELECTRIC DIGITAL DATA PROCESSING
DOE Contract Number:  
AC04-94AL85000
Resource Type:
Patent
Resource Relation:
Patent File Date: 2015 Apr 21
Country of Publication:
United States
Language:
English
Subject:
97 MATHEMATICS AND COMPUTING

Citation Formats

Robbins, Kevin, Brady, Charles E., and Ashlock, Tad A. System on chip module configured for event-driven architecture. United States: N. p., 2017. Web.
Robbins, Kevin, Brady, Charles E., & Ashlock, Tad A. System on chip module configured for event-driven architecture. United States.
Robbins, Kevin, Brady, Charles E., and Ashlock, Tad A. Tue . "System on chip module configured for event-driven architecture". United States. https://www.osti.gov/servlets/purl/1399901.
@article{osti_1399901,
title = {System on chip module configured for event-driven architecture},
author = {Robbins, Kevin and Brady, Charles E. and Ashlock, Tad A.},
abstractNote = {A system on chip (SoC) module is described herein, wherein the SoC modules comprise a processor subsystem and a hardware logic subsystem. The processor subsystem and hardware logic subsystem are in communication with one another, and transmit event messages between one another. The processor subsystem executes software actors, while the hardware logic subsystem includes hardware actors, the software actors and hardware actors conform to an event-driven architecture, such that the software actors receive and generate event messages and the hardware actors receive and generate event messages.},
doi = {},
journal = {},
number = ,
volume = ,
place = {United States},
year = {2017},
month = {10}
}

Works referenced in this record:

Managing interrupt requests from IP cores
patent, December 2011


Extended correlation methods in a content transformation engine
patent, August 2013


PSOC architecture
patent, May 2014


Method and system for creating a customized support package for an FPGA-based system-on-chip (SoC)
patent-application, November 2004


Method and system for integrating cores in FPGA-based system-on-chip (SoC)
patent-application, August 2005


Intelligent Event Query Publish and Subscribe System
patent-application, May 2010


Massively Parallel Interconnect Fabric for Complex Semiconductor Devices
patent-application, April 2012


Publish/Subscribe System Interoperability
patent-application, April 2013


Serial Interface for FPGA Prototyping
patent-application, June 2013


Time-Sensitive Data Delivery
patent-application, October 2014