Global to push GA events into
skip to main content

Title: Accessing memory

A disclosed example method involves performing simultaneous data accesses on at least first and second independently selectable logical sub-ranks to access first data via a wide internal data bus in a memory device. The memory device includes a translation buffer chip, memory chips in independently selectable logical sub-ranks, a narrow external data bus to connect the translation buffer chip to a memory controller, and the wide internal data bus between the translation buffer chip and the memory chips. A data access is performed on only the first independently selectable logical sub-rank to access second data via the wide internal data bus. The example method also involves locating a first portion of the first data, a second portion of the first data, and the second data on the narrow external data bus during separate data transfers.
Inventors:
; ; ;
Issue Date:
OSTI Identifier:
1399096
Assignee:
Hewlett Packard Enterprise Development LP CHO
Patent Number(s):
9,773,531
Application Number:
14/405,904
Contract Number:
SC0005026
Resource Relation:
Patent File Date: 2012 Jun 08
Research Org:
Hewlett Packard Enterprise Development LP, Houston, TX (United States)
Sponsoring Org:
USDOE
Country of Publication:
United States
Language:
English
Subject:
97 MATHEMATICS AND COMPUTING

Other works cited in this record:

Raid system including first and second read/write heads for each disk drive
patent, March 1997

Memory device having a relatively wide data bus
patent, March 2000

Method of and operating architectural enhancement for multi-port internally cached dynamic random access memory (AMPIC DRAM) systems, eliminating external control paths and random memory addressing, while providing zero bus contention for DRAM access
patent, October 2000

Apparatus for and method of architecturally enhancing the performance of a multi-port internally cached (AMPIC) DRAM array and like
patent, April 2001

Bus optimization with read/write coherence including ordering responsive to collisions
patent, July 2001

Method for managing user and server applications in a multiprocessor computer system
patent, August 2004

Nonvolatile semiconductor memory device with first and second read modes
patent, January 2005

Coherence controller for a multiprocessor system, module, and multiprocessor system with a multimodule architecture incorporating such a controller
patent, March 2006

Configuration memory structure
patent, March 2007

Instruction grouping history on fetch-side dispatch group formation
patent, September 2007

Control device, control method and storage medium recording a control program for controlling write-back schedule of data from cache memory to a plurality of storage devices
patent, January 2008

System and method for adaptive raid configuration
patent, March 2009

Methods and apparatus of stacking DRAMs
patent, October 2009

System and method for raid management, reallocation, and restriping
patent, July 2012

Configurable memory system with interface circuit
patent, December 2012

Techniques for enforcing capacity restrictions of an allocation policy
patent, October 2013

Data migration with source device reuse
patent, March 2015

System, method, and computer program product for improving memory systems
patent, August 2016

Synchronisation between pipelines in a data processing apparatus
patent-application, March 2004

Generalized active inheritance consistency mechanism for a computer system
patent-application, April 2004

Intelligent caching of working directories in auxiliary storage
patent-application, June 2005

Method and related apparatus for accessing memory
patent-application, December 2005

Identifying and accessing individual memory devices in a memory channel
patent-application, January 2007

Memory module including a plurality of integrated circuit memory devices and a plurality of buffer devices in a matrix topology
patent-application, March 2007

Transceiver system and method of using same
patent-application, January 2008

Systems and methods for improving serviceability of a memory system
patent-application, July 2008

Rank sparing system and method
patent-application, January 2009

Buffered Memory Module Supporting Double the Memory Device Data Width in the Same Physical Space as a Conventional Memory Module
patent-application, March 2009

Techniques for Dynamic Volume Allocation in a Storage System
patent-application, April 2009

High performance disk array rebuild
patent-application, September 2009

Mechanism for providing virtual machines for use by multiple users
patent-application, November 2009

Data error correction device and methods thereof
patent-application, February 2010

Memory system with sectional data lines
patent-application, February 2010

Preventing write corruption in a raid array
patent-application, February 2010

Data backup system and method for virtual infrastructure
patent-application, May 2010

Memory System Topologies Including A Buffer Device And An Integrated Circuit Memory Device
patent-application, June 2010

Storage system, control apparatus and method of controlling control apparatus
patent-application, December 2010

Computer system, and backup method and program for computer system
patent-application, August 2011

Updating class assignments for data sets during a recall operation
patent-application, December 2011

Methods and systems for migrating data between storage tiers
patent-application, August 2012

Region based cache replacement policy utilizing usage information
patent-application, January 2013

Methods and structure for task management in storage controllers of a clustered storage system
patent-application, March 2013

Dynamic partitioning for heterogeneous cores
patent-application, March 2013

Computer system and storage management method
patent-application, May 2013

Resource Health Based Scheduling of Workload Tasks
patent-application, June 2013

Maximizing Use of Storage in a Data Replication Environment
patent-application, December 2013

Compact socket connection to cross-point array
patent-application, January 2014

VL-CDRAM: variable line sized cached DRAMs
conference, October 2003
  • Hegde, Ananth; Vijaykrishnan, N.; Kandemir, Mahmut
  • CODES+ISSS '03 Proceedings of the 1st IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis, p. 132-137
  • DOI: 10.1145/944645.944683

Similar records in DOepatents and OSTI.GOV collections: