DOE Patents title logo U.S. Department of Energy
Office of Scientific and Technical Information

Title: Generation-based memory synchronization in a multiprocessor system with weakly consistent memory accesses

Abstract

In a multiprocessor system, a central memory synchronization module coordinates memory synchronization requests responsive to memory access requests in flight, a generation counter, and a reclaim pointer. The central module communicates via point-to-point communication. The module includes a global OR reduce tree for each memory access requesting device, for detecting memory access requests in flight. An interface unit is implemented associated with each processor requesting synchronization. The interface unit includes multiple generation completion detectors. The generation count and reclaim pointer do not pass one another.

Inventors:
Issue Date:
Research Org.:
GLOBALFOUNDRIES INC. Grand Cayman, KY (United States)
Sponsoring Org.:
USDOE
OSTI Identifier:
1375213
Patent Number(s):
9733831
Application Number:
14/320,841
Assignee:
GLOBALFOUNDRIES INC.
Patent Classifications (CPCs):
G - PHYSICS G06 - COMPUTING G06F - ELECTRIC DIGITAL DATA PROCESSING
G - PHYSICS G11 - INFORMATION STORAGE G11C - STATIC STORES
DOE Contract Number:  
B554331
Resource Type:
Patent
Resource Relation:
Patent File Date: 2014 Jul 01
Country of Publication:
United States
Language:
English
Subject:
97 MATHEMATICS AND COMPUTING

Citation Formats

Ohmacht, Martin. Generation-based memory synchronization in a multiprocessor system with weakly consistent memory accesses. United States: N. p., 2017. Web.
Ohmacht, Martin. Generation-based memory synchronization in a multiprocessor system with weakly consistent memory accesses. United States.
Ohmacht, Martin. Tue . "Generation-based memory synchronization in a multiprocessor system with weakly consistent memory accesses". United States. https://www.osti.gov/servlets/purl/1375213.
@article{osti_1375213,
title = {Generation-based memory synchronization in a multiprocessor system with weakly consistent memory accesses},
author = {Ohmacht, Martin},
abstractNote = {In a multiprocessor system, a central memory synchronization module coordinates memory synchronization requests responsive to memory access requests in flight, a generation counter, and a reclaim pointer. The central module communicates via point-to-point communication. The module includes a global OR reduce tree for each memory access requesting device, for detecting memory access requests in flight. An interface unit is implemented associated with each processor requesting synchronization. The interface unit includes multiple generation completion detectors. The generation count and reclaim pointer do not pass one another.},
doi = {},
journal = {},
number = ,
volume = ,
place = {United States},
year = {2017},
month = {8}
}

Works referenced in this record:

GVT-NET--A Global Virtual Time Calculation Apparatus for Multi-Stage Networks
patent, October 1993


Digital filter processing device
patent, July 1999


Generation isolation system and method for garbage collection
patent, August 2000


Synchronization using bus arbitration control for system analysis
patent, September 2003


Mechanism for folding storage barrier operations in a multiprocessor system
patent, April 2004


Method and apparatus for multithreaded processing of data in a programmable graphics processor
patent, March 2006


Specializing write-barriers for objects in a garbage collected heap
patent, August 2006


Scalability of virtual TLBs for multi-processor virtual machines
patent, August 2010


Distributed shared memory system with variable granularity
patent-application, January 2002


Full multiprocessor speculation mechanism in a symmetric multiprocessor (smp) System
patent-application, July 2002


Method and Apparatus for Converting a Lightweight Monitor to a Heavyweight Monitor
patent-application, May 2003


Method and apparatus for efficient and precise datarace detection for multithreaded object-oriented programs
patent-application, December 2003


Remembered-set scrubbing to remove stale entries in an incremental garbage collector
patent-application, September 2004


Memory barriers primitives in an asymmetric heterogeneous multiprocessor environment
patent-application, February 2006


Increasing data locality of recently accessed resources
patent-application, March 2006


Method and system for hardware based reporting of assertion information for emulation and hardware acceleration
patent-application, August 2006


Memory consistency protection in a multiprocessor computing system
patent-application, June 2008


Distributed Loop Controller Architecture for Multi-threading in Uni-threaded Processors
patent-application, November 2008


Synchronisation
patent-application, January 2009


System and Method for Improving Run-Time Performance of Applications with Multithreaded and Single Threaded Routines
patent-application, February 2010


Translation-lookaside buffer consistency
journal, June 1990