Ceramic substrate including thin film multilayer surface conductor
Abstract
A ceramic substrate comprises a plurality of ceramic sheets, a plurality of inner conductive layers, a plurality of vias, and an upper conductive layer. The ceramic sheets are stacked one on top of another and include a top ceramic sheet. The inner conductive layers include electrically conductive material that forms electrically conductive features on an upper surface of each ceramic sheet excluding the top ceramic sheet. The vias are formed in each of the ceramic sheets with each via being filled with electrically conductive material. The upper conductive layer includes electrically conductive material that forms electrically conductive features on an upper surface of the top ceramic sheet. The upper conductive layer is constructed from a stack of four sublayers. A first sublayer is formed from titanium. A second sublayer is formed from copper. A third sublayer is formed from platinum. A fourth sublayer is formed from gold.
- Inventors:
- Issue Date:
- Research Org.:
- Sandia National Lab. (SNL-NM), Albuquerque, NM (United States)
- Sponsoring Org.:
- USDOE
- OSTI Identifier:
- 1356181
- Patent Number(s):
- 9648740
- Application Number:
- 14/502,745
- Assignee:
- Honeywell Federal Manufacturing & Technologies, LLC
- Patent Classifications (CPCs):
-
H - ELECTRICITY H05 - ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR H05K - PRINTED CIRCUITS
- DOE Contract Number:
- AC04-94AL85000
- Resource Type:
- Patent
- Resource Relation:
- Patent File Date: 2014 Sep 30
- Country of Publication:
- United States
- Language:
- English
- Subject:
- 36 MATERIALS SCIENCE
Citation Formats
Wolf, Joseph Ambrose, and Peterson, Kenneth A. Ceramic substrate including thin film multilayer surface conductor. United States: N. p., 2017.
Web.
Wolf, Joseph Ambrose, & Peterson, Kenneth A. Ceramic substrate including thin film multilayer surface conductor. United States.
Wolf, Joseph Ambrose, and Peterson, Kenneth A. Tue .
"Ceramic substrate including thin film multilayer surface conductor". United States. https://www.osti.gov/servlets/purl/1356181.
@article{osti_1356181,
title = {Ceramic substrate including thin film multilayer surface conductor},
author = {Wolf, Joseph Ambrose and Peterson, Kenneth A.},
abstractNote = {A ceramic substrate comprises a plurality of ceramic sheets, a plurality of inner conductive layers, a plurality of vias, and an upper conductive layer. The ceramic sheets are stacked one on top of another and include a top ceramic sheet. The inner conductive layers include electrically conductive material that forms electrically conductive features on an upper surface of each ceramic sheet excluding the top ceramic sheet. The vias are formed in each of the ceramic sheets with each via being filled with electrically conductive material. The upper conductive layer includes electrically conductive material that forms electrically conductive features on an upper surface of the top ceramic sheet. The upper conductive layer is constructed from a stack of four sublayers. A first sublayer is formed from titanium. A second sublayer is formed from copper. A third sublayer is formed from platinum. A fourth sublayer is formed from gold.},
doi = {},
journal = {},
number = ,
volume = ,
place = {United States},
year = {2017},
month = {5}
}
Works referenced in this record:
Low Temperature Fired Electrical Components And Method Of Making Same
patent, May 1974
- Maher, Galeb
- US Patent Document 3,811,937
Multilayer ceramic substrate with interlayered capacitor
patent, January 1986
- Shimada, Yuzo; Utsumi, Kazuaki; Ikeda, Teruyuki
- US Patent Document 4,567,542
Method for making chemical laser nozzle arrays
patent, May 1988
- Morris, Donald H.
- US Patent Document 4,745,670
MLC conductor pattern off-set design to eliminate line to via cracking
patent, August 1995
- Desai, Kamalesh S.; DiAngelo, Donald W.
- US Patent Document 5,446,246
Ceramic substrate and manufacturing method thereof
patent, June 1996
- Nakamura, Yoshifumi; Bessho, Yoshihiro; Yuhaku, Satoru
- US Patent Document 5,525,402
High density interconnect substrate and method of manufacturing same
patent, February 1999
- Arledge, John K.; Swirbel, Thomas J.
- US Patent Document 5,869,899
High k dielectric capacitor with low k sheathed signal vias
patent, June 2000
- Farooq, Mukta S.; Hamel, Harvey C.; Rita, Robert A.
- US Patent Document 6,072,690
Conductive line features for enhanced reliability of multi-layer ceramic substrates
patent, April 2001
- Brody, Jeffrey A.; Cox, Harry D.; Garant, John J.
- US Patent Document 6,217,989
Method of creating an enhanced BGA attachment in a low-temperature co-fired ceramic (LTCC) substrate
patent, June 2002
- Branchevsky, Shaul
- US Patent Document 6,408,511
Transfer material, method for producing the same and wiring substrate produced by using the same
patent-application, September 2001
- Sugaya, Yasuhiro; Komatsu, Shingo; Hirano, Koichi
- US Patent Application 09/778709; 20010023779
Monolithic ceramic electronic component, method for manufacturing same, and electronic device including same
patent-application, October 2001
- Sakai, Norio
- US Patent Application 09/788694; 20010026435
Multilayer ceramic wiring board and process for producing same
patent-application, July 2002
- Ogura, Takashi; Horimoto, Shigehiro; Hongo, Masanori
- US Patent Application 09/994765; 20020094423
Glass-ceramic composition for ceramic electronic part, ceramic electronic part, and method for manufacturing multilayer ceramic electronic part
patent-application, July 2002
- Masuko, Kenji
- US Patent Application 09/996547; 20020098330
Equipotential Fault Tolerant Integrated Circuit Heater
patent-application, November 2002
- Lau, James
- US Patent Application 09/860872; 20020170901
Layered board, and apparatus incorporation such layered board
patent-application, May 2004
- Uchida, Mamoru
- US Patent Application 10/631796; 20040091719
Printed circuit board, a buildup substrate, a method of manufacturing printed circuit board, and an electronic device
patent-application, July 2004
- Morimoto, Shigeru; Adachi, Hisashi; Nakatani, Toshifumi
- US Patent Application 10/676569; 20040136169
Electronic package repair process
patent-application, August 2004
- Casey, Jon; Balz, James; Berger, Michael
- US Patent Application 10/358431; 20040148765
High-frequency power amplifier
patent-application, September 2004
- Ohta, Akira; Inoue, Akira; Ueda, Kazuhiro
- US Patent Application 10/756624; 20040173879
Device for staining and hybridization reactions
patent-application, March 2006
- Gausepohl, Heinrich
- US Patent Application 10/936245; 20060051253
Method of producing wire-connection structure, and wire-connection structure
patent-application, January 2007
- Sugahara, Hiroto
- US Patent Application 11/475876; 20070000970
Miniaturized co-fired electrical interconnects for implantable medical devices
patent-application, March 2007
- Burdon, Jeremy; Yamamoto, Joyce
- US Patent Application 11/227375; 20070060970
Low temperature co-fired ceramic module and method of manufacturing the same
patent-application, August 2007
- Lee, Tae Soo; Park, Yun Hwi; Lee, Taek Jung
- US Patent Application 11/643693; 20070176302
Thick film conductor compositions and the use thereof in LTCC circuits and devices
patent-application, October 2007
- Nair, Kumaran; McCombs, Mark
- US Patent Application 11/398337; 20070235694
Multilayered Circuit Board for Connection to Bumps
patent-application, May 2009
- Horiuchi, Michio; Tokutake, Yasue; Suganuma, Shigeaki
- US Patent Application 12/267674; 20090133917
Electronic Component
patent-application, July 2009
- Takahashi, Takeo; Mi, Xiaoyu; Yokoyama, Tsuyoshi
- US Patent Application 12/343784; 20090166068
Method Of Manufacturing Electronic Device
patent-application, July 2009
- Takahashi, Takeo; Mi, Xiaoyu; Yokohama, Tsuyoshi
- US Patent Application 12/343935; 20090170032
Wiring Substrate For Electronic-Component Inspection Apparatus
patent-application, August 2009
- Nozu, Kazuya
- US Patent Application 12/364174; 20090200067
Electrical Inspection Substrate Unit And Manufacturing Method Therefore
patent-application, December 2009
- Takahashi, Hiroyuki; Honda, Chie; Kato, Tatsuya
- US Patent Application 12/493732; 20090321114
Substrate For Mounting Semiconductor Element And Method For Manufacturing Substrate For Mounting Semiconductor Element
patent-application, September 2010
- Kariya, Takashi; Komatsu, Daiki
- US Patent Application 12/616891; 20100230148
Multilayer Printed Wiring Board
patent-application, September 2010
- Kariya, Takashi; Yoshikawa, Kazuhiro; Komatsu, Daiki
- US Patent Application 12/609447; 20100243299
Multilayer ceramic board and manufacturing method thereof
patent-application, December 2010
- Kim, Yong Suk; Chang, Byeung Gyu; Yoo, Won Hee
- US Patent Application 12/458780; 20100300733
Ceramic Substrate, Functional Ceramic Substrate, Probe Card and Method for Manufacturing Ceramic Substrate
patent-application, March 2011
- Kato, Tatsuya; Takahashi, Hiroyuki; Taga, Shigeru
- US Patent Application 12/991805; 20110057678
Works referencing / citing this record:
High-density wiring multilayered substrate
patent, October 1989
- Kondo, Kazuo; Morikawa, Asao; Iwata, Hiroshi
- US Patent Document 4,871,608