Silent store detection and recording in memory storage
Abstract
An aspect includes receiving a write request that includes a memory address and write data. Stored data is read from a memory location at the memory address. Based on determining that the memory location was not previously modified, the stored data is compared to the write data. Based on the stored data matching the write data, the write request is completed without writing the write data to the memory and a corresponding silent store bit, in a silent store bitmap is set. Based on the stored data not matching the write data, the write data is written to the memory location, the silent store bit is reset and a corresponding modified bit is set. At least one of an application and an operating system is provided access to the silent store bitmap.
- Inventors:
- Issue Date:
- Research Org.:
- International Business Machines Corp., Armonk, NY (United States)
- Sponsoring Org.:
- USDOE
- OSTI Identifier:
- 1346041
- Patent Number(s):
- 9588767
- Application Number:
- 14/749,680
- Assignee:
- INTERNATIONAL BUSINESS MACHINES CORPORATION
- Patent Classifications (CPCs):
-
G - PHYSICS G06 - COMPUTING G06F - ELECTRIC DIGITAL DATA PROCESSING
- DOE Contract Number:
- B599858
- Resource Type:
- Patent
- Resource Relation:
- Patent File Date: 2015 Jun 25
- Country of Publication:
- United States
- Language:
- English
- Subject:
- 97 MATHEMATICS AND COMPUTING
Citation Formats
Bose, Pradip, Cher, Chen-Yong, and Nair, Ravi. Silent store detection and recording in memory storage. United States: N. p., 2017.
Web.
Bose, Pradip, Cher, Chen-Yong, & Nair, Ravi. Silent store detection and recording in memory storage. United States.
Bose, Pradip, Cher, Chen-Yong, and Nair, Ravi. Tue .
"Silent store detection and recording in memory storage". United States. https://www.osti.gov/servlets/purl/1346041.
@article{osti_1346041,
title = {Silent store detection and recording in memory storage},
author = {Bose, Pradip and Cher, Chen-Yong and Nair, Ravi},
abstractNote = {An aspect includes receiving a write request that includes a memory address and write data. Stored data is read from a memory location at the memory address. Based on determining that the memory location was not previously modified, the stored data is compared to the write data. Based on the stored data matching the write data, the write request is completed without writing the write data to the memory and a corresponding silent store bit, in a silent store bitmap is set. Based on the stored data not matching the write data, the write data is written to the memory location, the silent store bit is reset and a corresponding modified bit is set. At least one of an application and an operating system is provided access to the silent store bitmap.},
doi = {},
journal = {},
number = ,
volume = ,
place = {United States},
year = {2017},
month = {3}
}
Save to My Library
You must Sign In or Create an Account in order to save documents to your library.
Works referenced in this record:
Prediction of issued silent store operations for allowing subsequently issued loads to bypass unexecuted silent stores and confirming the bypass upon execution of the stores
patent, June 2006
- Yoaz, Adi; Ronen, Ronny; Patel, Rajesh
- US Patent Document 7,062,638
Data cache rollbacks for failed speculative traces with memory operations
patent, February 2013
- Favor, John Gregory; Chan, Paul G.; Murphy, Graham Ricketson
- US Patent Document 8,370,609
Specialized store queue and buffer design for silent store implementation
patent, February 2014
- Barrick, Brian D.; Shum, Chung-Lung K.; Tsai, Aaron
- US Patent Document 8,645,670
Silent store detection and recording in memory storage
patent, September 2016
- Bose, Pradip; Cher, Chen-Yong; Nair, Ravi
- US Patent Document 9,448,798
Characterization of silent stores
conference, January 2000
- Bell, G.B.; Lepak, K.M.; Lipasti, M.H.
- International Conference on Parallel Architectures and Compilation Techniques
Reducing Energy Dissipation of Wireless Sensor Processors Using Silent-Store-Filtering MoteCache
book, January 2006
- Kucuk, Gurhan; Basaran, Can; Hutchison, David
- Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation, p. 256-266
Performance and environment monitoring for continuous program optimization
journal, March 2006
- Cascaval, C.; Duesterwald, E.; Sweeney, P. F.
- IBM Journal of Research and Development, Vol. 50, Issue 2.3, p. 239-248
Eliminating squashes through learning cross-thread violations in speculative parallelization for multiprocessors
conference, January 2002
- Cintra, M.; Torrellas, J.
- Eighth International Symposium on High-Performance Computer Architecture
Low-Overhead Interactive Debugging via Dynamic Instrumentation with DISE
conference, January 2005
- Corliss, M.L.; Lewis, E.C.; Roth, A.
- 11th International Symposium on High-Performance Computer Architecture