DOE Patents title logo U.S. Department of Energy
Office of Scientific and Technical Information

Title: High voltage semiconductor devices and methods of making the devices

Abstract

A multi-cell MOSFET device including a MOSFET cell with an integrated Schottky diode is provided. The MOSFET includes n-type source regions formed in p-type well regions which are formed in an n-type drift layer. A p-type body contact region is formed on the periphery of the MOSFET. The source metallization of the device forms a Schottky contact with an n-type semiconductor region adjacent the p-type body contact region of the device. Vias can be formed through a dielectric material covering the source ohmic contacts and/or Schottky region of the device and the source metallization can be formed in the vias. The n-type semiconductor region forming the Schottky contact and/or the n-type source regions can be a single continuous region or a plurality of discontinuous regions alternating with discontinuous p-type body contact regions. The device can be a SiC device. Methods of making the device are also provided.

Inventors:
; ;
Issue Date:
Research Org.:
MONOLITH SEMICONDUCTOR INC. Round Rock, TX (United States)
Sponsoring Org.:
USDOE
OSTI Identifier:
1345218
Patent Number(s):
9583482
Application Number:
14/619,742
Assignee:
MONOLITH SEMICONDUCTOR INC.
Patent Classifications (CPCs):
H - ELECTRICITY H01 - BASIC ELECTRIC ELEMENTS H01L - SEMICONDUCTOR DEVICES
Y - NEW / CROSS SECTIONAL TECHNOLOGIES Y02 - TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE Y02B - CLIMATE CHANGE MITIGATION TECHNOLOGIES RELATED TO BUILDINGS, e.g. HOUSING, HOUSE APPLIANCES OR RELATED END-USER APPLICATIONS
DOE Contract Number:  
AR0000442
Resource Type:
Patent
Resource Relation:
Patent File Date: 2015 Feb 11
Country of Publication:
United States
Language:
English
Subject:
47 OTHER INSTRUMENTATION; 36 MATERIALS SCIENCE

Citation Formats

Matocha, Kevin, Chatty, Kiran, and Banerjee, Sujit. High voltage semiconductor devices and methods of making the devices. United States: N. p., 2017. Web.
Matocha, Kevin, Chatty, Kiran, & Banerjee, Sujit. High voltage semiconductor devices and methods of making the devices. United States.
Matocha, Kevin, Chatty, Kiran, and Banerjee, Sujit. Tue . "High voltage semiconductor devices and methods of making the devices". United States. https://www.osti.gov/servlets/purl/1345218.
@article{osti_1345218,
title = {High voltage semiconductor devices and methods of making the devices},
author = {Matocha, Kevin and Chatty, Kiran and Banerjee, Sujit},
abstractNote = {A multi-cell MOSFET device including a MOSFET cell with an integrated Schottky diode is provided. The MOSFET includes n-type source regions formed in p-type well regions which are formed in an n-type drift layer. A p-type body contact region is formed on the periphery of the MOSFET. The source metallization of the device forms a Schottky contact with an n-type semiconductor region adjacent the p-type body contact region of the device. Vias can be formed through a dielectric material covering the source ohmic contacts and/or Schottky region of the device and the source metallization can be formed in the vias. The n-type semiconductor region forming the Schottky contact and/or the n-type source regions can be a single continuous region or a plurality of discontinuous regions alternating with discontinuous p-type body contact regions. The device can be a SiC device. Methods of making the device are also provided.},
doi = {},
journal = {},
number = ,
volume = ,
place = {United States},
year = {2017},
month = {2}
}

Works referenced in this record:

Multicellular FET having a Schottky diode merged therewith
patent, May 1992


Trench DMOS transistor with embedded trench schottky rectifier
patent, September 2003


Semiconductor element
patent, October 2006


Schottky diode
patent, March 2014


Semiconductor Device and Method For Manufacturing
patent-application, November 2007


Silicon Carbide Vertical Mosfet Design For Fast Switching Applications
patent-application, January 2008


Planar SRFET using no additional masks and layout method
patent-application, February 2008


Strained semiconductor power device and method
patent-application, February 2008


Silicon Carbide Mos Field Effect Transistor With Built-In Schottky Diode and Method for Manufacturing Such Transistor
patent-application, July 2009


High-voltage vertical transistor with a multi-gradient drain doping profile
patent-application, May 2010


Mosfet Devices and Methods of Making
patent-application, August 2010


MOSFET having a JFET embedded as a body diode
patent-application, December 2011


Semiconductor Device
patent-application, September 2012


Power Semiconductor Device and Methods For Fabricating The Same
patent-application, October 2012


Forming Sic Mosfets With High Channel Mobility By Treating The Oxide Interface With Cesium Ions
patent-application, February 2013


Trench MOSFET with Integrated Schottky Barrier Diode
patent-application, March 2013


Silicon-Carbide Mosfet Cell Structure And Method For Forming Same
patent-application, May 2013


Corner Layout For Superjunction Device
patent-application, October 2013


Semiconductor Component With A Drift Region And A Drift Control Region
patent-application, January 2014


Low Profile Surface Mount Package With Isolated Tab
patent-application, May 2014


Monolithically Integrated Vertical Power Transistor And Bypass Diode
patent-application, March 2015


Improvement of the electrical safe operating area of a DMOS transistor during ESD events
conference, April 2009