Global to push GA events into
skip to main content

Title: High voltage semiconductor devices and methods of making the devices

A multi-cell MOSFET device including a MOSFET cell with an integrated Schottky diode is provided. The MOSFET includes n-type source regions formed in p-type well regions which are formed in an n-type drift layer. A p-type body contact region is formed on the periphery of the MOSFET. The source metallization of the device forms a Schottky contact with an n-type semiconductor region adjacent the p-type body contact region of the device. Vias can be formed through a dielectric material covering the source ohmic contacts and/or Schottky region of the device and the source metallization can be formed in the vias. The n-type semiconductor region forming the Schottky contact and/or the n-type source regions can be a single continuous region or a plurality of discontinuous regions alternating with discontinuous p-type body contact regions. The device can be a SiC device. Methods of making the device are also provided.
Inventors:
; ;
Issue Date:
OSTI Identifier:
1345218
Assignee:
MONOLITH SEMICONDUCTOR INC. ARPA-E
Patent Number(s):
9,583,482
Application Number:
14/619,742
Contract Number:
AR0000442
Resource Relation:
Patent File Date: 2015 Feb 11
Research Org:
MONOLITH SEMICONDUCTOR INC. Round Rock, TX (United States)
Sponsoring Org:
USDOE
Country of Publication:
United States
Language:
English
Subject:
47 OTHER INSTRUMENTATION; 36 MATERIALS SCIENCE

Other works cited in this record:

Power DMOS transistor with high speed body diode
patent, March 1989

Vertical MOSFET having Schottky diode for latch-up prevention
patent, April 1989

Power transistor structure with high speed integral antiparallel Schottky diode
patent, October 1990

Multicellular FET having a Schottky diode merged therewith
patent, May 1992

DMOS power transistors with reduced number of contacts using integrated body-source connections
patent, April 1995

Method of forming silicon carbide trench mosfet with a schottky electrode
patent, December 1997

Monolithically integrated trench MOSFET and Schottky diode
patent, February 2002

Trench DMOS transistor with embedded trench schottky rectifier
patent, September 2003

Silicon carbide MOSFETs with integrated antiparallel junction barrier Schottky free wheeling diodes and methods of fabricating the same
patent, December 2005

Methods of fabricating silicon carbide devices with hybrid well regions
patent, October 2006

Semiconductor element
patent, October 2006

Shielded gate trench (SGT) MOSFET cells implemented with a schottky source contact
patent, November 2008

Methods of fabricating vertical JFET limited silicon carbide metal-oxide semiconductor field effect transistors
patent, April 2011

Semiconductor device having super junction MOS transistor and method for manufacturing the same
patent, April 2011

Trench MOSFET having shielded electrode integrated with trench Schottky rectifier
patent, September 2012

Schottky diode
patent, March 2014

Improvement of the electrical safe operating area of a DMOS transistor during ESD events
conference, April 2009
  • Podgaynaya, Alevtina; Pogany, Dionyz; Gornik, Erich
  • Reliability Physics Symposium, 2009 IEEE International
  • DOI: 10.1109/IRPS.2009.5173293

Similar records in DOepatents and OSTI.GOV collections: