skip to main content
DOE Patents title logo U.S. Department of Energy
Office of Scientific and Technical Information

Title: Semiconductor structure and recess formation etch technique

Abstract

A semiconductor structure has a first layer that includes a first semiconductor material and a second layer that includes a second semiconductor material. The first semiconductor material is selectively etchable over the second semiconductor material using a first etching process. The first layer is disposed over the second layer. A recess is disposed at least in the first layer. Also described is a method of forming a semiconductor structure that includes a recess. The method includes etching a region in a first layer using a first etching process. The first layer includes a first semiconductor material. The first etching process stops at a second layer beneath the first layer. The second layer includes a second semiconductor material.

Inventors:
; ;
Issue Date:
Research Org.:
Massachusetts Inst. of Technology (MIT), Cambridge, MA (United States)
Sponsoring Org.:
USDOE
OSTI Identifier:
1343744
Patent Number(s):
9570600
Application Number:
14/442,546
Assignee:
Massachusetts Institute of Technology
Patent Classifications (CPCs):
H - ELECTRICITY H01 - BASIC ELECTRIC ELEMENTS H01L - SEMICONDUCTOR DEVICES
DOE Contract Number:  
AR0000123
Resource Type:
Patent
Resource Relation:
Patent File Date: 2013 Nov 15
Country of Publication:
United States
Language:
English
Subject:
36 MATERIALS SCIENCE

Citation Formats

Lu, Bin, Sun, Min, and Palacios, Tomas Apostol. Semiconductor structure and recess formation etch technique. United States: N. p., 2017. Web.
Lu, Bin, Sun, Min, & Palacios, Tomas Apostol. Semiconductor structure and recess formation etch technique. United States.
Lu, Bin, Sun, Min, and Palacios, Tomas Apostol. Tue . "Semiconductor structure and recess formation etch technique". United States. https://www.osti.gov/servlets/purl/1343744.
@article{osti_1343744,
title = {Semiconductor structure and recess formation etch technique},
author = {Lu, Bin and Sun, Min and Palacios, Tomas Apostol},
abstractNote = {A semiconductor structure has a first layer that includes a first semiconductor material and a second layer that includes a second semiconductor material. The first semiconductor material is selectively etchable over the second semiconductor material using a first etching process. The first layer is disposed over the second layer. A recess is disposed at least in the first layer. Also described is a method of forming a semiconductor structure that includes a recess. The method includes etching a region in a first layer using a first etching process. The first layer includes a first semiconductor material. The first etching process stops at a second layer beneath the first layer. The second layer includes a second semiconductor material.},
doi = {},
journal = {},
number = ,
volume = ,
place = {United States},
year = {2017},
month = {2}
}

Patent:

Save / Share:

Works referenced in this record:

V-Gate GaN HEMTs With Engineered Buffer for Normally Off Operation
journal, November 2008


AlGaN/GaN HEMT With 300-GHz fmax
journal, March 2010


Enhancement-Mode GaN MIS-HEMTs With n-GaN/i-AlN/n-GaN Triple Cap Layer and High- k Gate Dielectrics
journal, March 2010


Digital etching of III-N materials using a two-step Ar/KOH technique
journal, April 2006


An Etch-Stop Barrier Structure for GaN High-Electron-Mobility Transistors
journal, March 2013


High-Performance Integrated Dual-Gate AlGaN/GaN Enhancement-Mode Transistor
journal, September 2010


Nitride-based high electron mobility transistors with a GaN spacer
journal, August 2006


Origin and passivation of fixed charge in atomic layer deposited aluminum oxide gate insulators on chemically treated InGaAs substrates
journal, April 2010


Fabrication of Normally Off AlGaN/GaN MOSFET Using a Self-Terminating Gate Recess Etching Technique
journal, July 2013