Dedicated memory structure holding data for detecting available worker thread(s) and informing available worker thread(s) of task(s) to execute

Title: Dedicated memory structure holding data for detecting available worker thread(s) and informing available worker thread(s) of task(s) to execute

Full Record
Other Related Research

Abstract

The present disclosure relates generally to a dedicated memory structure (that is, hardware device) holding data for detecting available worker thread(s) and informing available worker thread(s) of task(s) to execute.

Inventors:: Chiu, George L.; Eichenberger, Alexandre E.; O'Brien, John K. P.

Issue Date:: 2016-12-13

Research Org.:: International Business Machines Corp., Armonk, NY (United States)

Sponsoring Org.:: USDOE

OSTI Identifier:: 1335817

Patent Number(s):: 9519583

Application Number:: 14/963,918

Assignee:: International Business Machines Corporation (Armonk, NY)

Patent Classifications (CPCs):: G - PHYSICS G06 - COMPUTING G06F - ELECTRIC DIGITAL DATA PROCESSING

G - PHYSICS G11 - INFORMATION STORAGE G11C - STATIC STORES

Show more

G - PHYSICS G06 - COMPUTING G06F - ELECTRIC DIGITAL DATA PROCESSING
G06F9/52 - Program synchronisation
G06F9/3851 - {from multiple instruction streams, e.g. multistreaming

G - PHYSICS G11 - INFORMATION STORAGE G11C - STATIC STORES
G11C7/1072 - {for memories with random access ports synchronised on clock signal pulse trains, e.g. synchronous memories, self timed memories}

G - PHYSICS G06 - COMPUTING G06F - ELECTRIC DIGITAL DATA PROCESSING
G06F9/5016 - {the resource being the memory}
G06F9/3861 - {Recovery, e.g. branch miss-prediction, exception handling
G06F2212/283 - Plural cache memories
G06F12/0811 - with multilevel cache hierarchies
G06F2209/5018 - Thread allocation
G06F9/3838 - {Dependency mechanisms, e.g. register scoreboarding}
G06F9/544 - {Buffers
G06F9/5027 - {the resource being a machine, e.g. CPUs, Servers, Terminals}

Show less

DOE Contract Number:: B554331

Resource Type:: Patent

Resource Relation:: Patent File Date: 2015 Dec 09

Country of Publication:: United States

Language:: English

Subject:: 97 MATHEMATICS AND COMPUTING

Citation Formats


                    Chiu, George L., Eichenberger, Alexandre E., and O'Brien, John K. P.. Dedicated memory structure holding data for detecting available worker thread(s) and informing available worker thread(s) of task(s) to execute.  United States: N. p., 2016. 
        Web.

Copy to clipboard


                    Chiu, George L., Eichenberger, Alexandre E., & O'Brien, John K. P.. Dedicated memory structure holding data for detecting available worker thread(s) and informing available worker thread(s) of task(s) to execute.  United States.

Copy to clipboard


                    Chiu, George L., Eichenberger, Alexandre E., and O'Brien, John K. P.. Tue .  
        "Dedicated memory structure holding data for detecting available worker thread(s) and informing available worker thread(s) of task(s) to execute".  United States.  https://www.osti.gov/servlets/purl/1335817.

Copy to clipboard


                    
@article{osti_1335817,

  title        = {Dedicated memory structure holding data for detecting available worker thread(s) and informing available worker thread(s) of task(s) to execute},

  author       = {Chiu, George L. and Eichenberger, Alexandre E. and O'Brien, John K. P.},

  abstractNote = {The present disclosure relates generally to a dedicated memory structure (that is, hardware device) holding data for detecting available worker thread(s) and informing available worker thread(s) of task(s) to execute.},

  doi          = {},

  journal      = {},
number       = ,

  volume       = ,

  place        = {United States},

  year         = {2016},

  month        = {12}

}

Copy to clipboard

Patent:

View Patent

Save / Share:

Export Metadata

Save to My Library

Similar Records in DOE Patents and OSTI.GOV collections:

Constant time worker thread allocation via configuration caching

Patent Eichenberger, Alexandre E; O'Brien, John K. P.

Mechanisms are provided for allocating threads for execution of a parallel region of code. A request for allocation of worker threads to execute the parallel region of code is received from a master thread. Cached thread allocation information identifying prior thread allocations that have been performed for the master thread are accessed. Worker threads are allocated to the master thread based on the cached thread allocation information. The parallel region of code is executed using the allocated worker threads.
Full Text Available
Heterogeneous graphics processing unit for scheduling thread groups for execution on variable width SIMD units

Patent Greathouse, Joseph L.; Meswani, Mitesh R.; Puthoor, Sooraj; ...

A compute unit configured to execute multiple threads in parallel is presented. The compute unit includes one or more single instruction multiple data (SIMD) units and a fetch and decode logic. The SIMD units have differing numbers of arithmetic logic units (ALUs), such that each SIMD unit can execute a different number of threads. The fetch and decode logic is in communication with each of the SIMD units, and is configured to assign the threads to the SIMD units for execution based on such differing numbers of ALUs.
Full Text Available
Shared prefetching to reduce execution skew in multi-threaded systems

Patent Eichenberger, Alexandre E; Gunnels, John A

Mechanisms are provided for optimizing code to perform prefetching of data into a shared memory of a computing device that is shared by a plurality of threads that execute on the computing device. A memory stream of a portion of code that is shared by the plurality of threads is identified. A set of prefetch instructions is distributed across the plurality of threads. Prefetch instructions are inserted into the instruction sequences of the plurality of threads such that each instruction sequence has a separate sub-portion of the set of prefetch instructions, thereby generating optimized code. Executable code is generated basedmore »« less
Full Text Available
Mapping virtual addresses to different physical addresses for value disambiguation for thread memory access requests

Patent Gala, Alan; Ohmacht, Martin

A multiprocessor system includes nodes. Each node includes a data path that includes a core, a TLB, and a first level cache implementing disambiguation. The system also includes at least one second level cache and a main memory. For thread memory access requests, the core uses an address associated with an instruction format of the core. The first level cache uses an address format related to the size of the main memory plus an offset corresponding to hardware thread meta data. The second level cache uses a physical main memory address plus software thread meta data to store the memorymore »« less
Full Text Available
System, method, and computer program product for scheduling tasks associated with continuation thread blocks

Patent Ricketts, Scott; Durant, Luke David; Pharris, Brian Scott; ...

A system, method, and computer program product for scheduling tasks associated with continuation thread blocks. The method includes the steps of generating a first task metadata data structure in a memory, generating a second task metadata data structure in the memory, executing a first task corresponding to the first task metadata data structure in a processor, generating state information representing a continuation task related to the first task and storing the state information in the second task metadata data structure, executing the continuation task in the processor after the one or more child tasks have finished execution, and indicating thatmore »« less
Full Text Available

Similar Records