Accessing global data from accelerator devices
Abstract
An aspect includes a table of contents (TOC) that was generated by a compiler being received at an accelerator device. The TOC includes an address of global data in a host memory space. The global data is copied from the address in the host memory space to an address in the device memory space. The address in the host memory space is obtained from the received TOC. The received TOC is updated to indicate that global data is stored at the address in the device memory space. A kernel that accesses the global data from the address in the device memory space is executed. The address in the device memory space is obtained based on contents of the updated TOC. When the executing is completed, the global data from the address in the device memory space is copied to the address in the host memory space.
- Inventors:
- Issue Date:
- Research Org.:
- International Business Machines Corp., Armonk, NY (United States)
- Sponsoring Org.:
- USDOE
- OSTI Identifier:
- 1334634
- Patent Number(s):
- 9513832
- Application Number:
- 14/667,760
- Assignee:
- INTERNATIONAL BUSINESS MACHINES CORPORATION (Armonk, NY)
- Patent Classifications (CPCs):
-
G - PHYSICS G06 - COMPUTING G06F - ELECTRIC DIGITAL DATA PROCESSING
- DOE Contract Number:
- B599858
- Resource Type:
- Patent
- Resource Relation:
- Patent File Date: 2015 Mar 25
- Country of Publication:
- United States
- Language:
- English
- Subject:
- 97 MATHEMATICS AND COMPUTING
Citation Formats
Bertolli, Carlo, O'Brien, John K., Sallenave, Olivier H., and Sura, Zehra N. Accessing global data from accelerator devices. United States: N. p., 2016.
Web.
Bertolli, Carlo, O'Brien, John K., Sallenave, Olivier H., & Sura, Zehra N. Accessing global data from accelerator devices. United States.
Bertolli, Carlo, O'Brien, John K., Sallenave, Olivier H., and Sura, Zehra N. Tue .
"Accessing global data from accelerator devices". United States. https://www.osti.gov/servlets/purl/1334634.
@article{osti_1334634,
title = {Accessing global data from accelerator devices},
author = {Bertolli, Carlo and O'Brien, John K. and Sallenave, Olivier H. and Sura, Zehra N.},
abstractNote = {An aspect includes a table of contents (TOC) that was generated by a compiler being received at an accelerator device. The TOC includes an address of global data in a host memory space. The global data is copied from the address in the host memory space to an address in the device memory space. The address in the host memory space is obtained from the received TOC. The received TOC is updated to indicate that global data is stored at the address in the device memory space. A kernel that accesses the global data from the address in the device memory space is executed. The address in the device memory space is obtained based on contents of the updated TOC. When the executing is completed, the global data from the address in the device memory space is copied to the address in the host memory space.},
doi = {},
journal = {},
number = ,
volume = ,
place = {United States},
year = {2016},
month = {12}
}
Works referenced in this record:
Method for efficient external reference resolution in dynamically linked shared code libraries in single address space operating systems
patent, June 1998
- Gheith, Ahmed
- US Patent Document 5,774,722
Reducing load instructions via global data reordering
patent, December 2007
- Eisenberg, Vadim; Gurevich, Maxim; Haber, Gad
- US Patent Document 7,310,799
Computer memory architecture for hybrid serial and parallel computing systems
patent, March 2012
- Vishkin, Uzi
- US Patent Document 8,145,879
Software application performance enhancement
patent, August 2014
- Dreyer, Robert S.; Jones, Joel Kevin; Sharp, Michael
- US Patent Document 8,799,884