Cellular computational platform and neurally inspired elements thereof
Abstract
A cellular computational platform is disclosed that includes a multiplicity of functionally identical, repeating computational hardware units that are interconnected electrically and optically. Each computational hardware unit includes a reprogrammable local memory and has interconnections to other such units that have reconfigurable weights. Each computational hardware unit is configured to transmit signals into the network for broadcast in a protocol-less manner to other such units in the network, and to respond to protocol-less broadcast messages that it receives from the network. Each computational hardware unit is further configured to reprogram the local memory in response to incoming electrical and/or optical signals.
- Inventors:
- Issue Date:
- Research Org.:
- Sandia National Lab. (SNL-NM), Albuquerque, NM (United States)
- Sponsoring Org.:
- USDOE
- OSTI Identifier:
- 1333216
- Patent Number(s):
- 9501738
- Application Number:
- 13/966,127
- Assignee:
- Sandia Corporation (Albuquerque, NM)
- Patent Classifications (CPCs):
-
G - PHYSICS G06 - COMPUTING G06N - COMPUTER SYSTEMS BASED ON SPECIFIC COMPUTATIONAL MODELS
H - ELECTRICITY H01 - BASIC ELECTRIC ELEMENTS H01L - SEMICONDUCTOR DEVICES
- DOE Contract Number:
- AC04-94AL85000
- Resource Type:
- Patent
- Resource Relation:
- Patent File Date: 2013 Aug 13
- Country of Publication:
- United States
- Language:
- English
- Subject:
- 97 MATHEMATICS AND COMPUTING
Citation Formats
Okandan, Murat. Cellular computational platform and neurally inspired elements thereof. United States: N. p., 2016.
Web.
Okandan, Murat. Cellular computational platform and neurally inspired elements thereof. United States.
Okandan, Murat. Tue .
"Cellular computational platform and neurally inspired elements thereof". United States. https://www.osti.gov/servlets/purl/1333216.
@article{osti_1333216,
title = {Cellular computational platform and neurally inspired elements thereof},
author = {Okandan, Murat},
abstractNote = {A cellular computational platform is disclosed that includes a multiplicity of functionally identical, repeating computational hardware units that are interconnected electrically and optically. Each computational hardware unit includes a reprogrammable local memory and has interconnections to other such units that have reconfigurable weights. Each computational hardware unit is configured to transmit signals into the network for broadcast in a protocol-less manner to other such units in the network, and to respond to protocol-less broadcast messages that it receives from the network. Each computational hardware unit is further configured to reprogram the local memory in response to incoming electrical and/or optical signals.},
doi = {},
journal = {},
number = ,
volume = ,
place = {United States},
year = {Tue Nov 22 00:00:00 EST 2016},
month = {Tue Nov 22 00:00:00 EST 2016}
}
Save to My Library
You must Sign In or Create an Account in order to save documents to your library.
Works referenced in this record:
Microprocessor assemblies forming adaptive neural networks
patent, February 1989
- Jourjine, Alexander N.
- US Patent Document 4,809,193
Multi-layer neural network employing multiplexed output neurons
patent, February 1992
- Holler, Mark A.; Tam, Simon
- US Patent Document 5,087,826
Reprogrammable CNN and supercomputer
patent, October 1994
- Roska, Tamas; Chua, Leon O.
- US Patent Document 5,355,528
Two wavelength range photodiode demultiplexer and methods for using the same
patent, June 2014
- Decker, Patrick J.; Roy, Subhash; Zhovnirovsky, Igor
- US Patent Document 8,748,797
A high-performance hybrid electrical-optical interconnection technology for high-speed electronic systems
journal, January 2001
- Griese, E.
- IEEE Transactions on Advanced Packaging, Vol. 24, Issue 3
Cellular neural networks: applications
journal, January 1988
- Chua, L. O.; Yang, L.
- IEEE Transactions on Circuits and Systems, Vol. 35, Issue 10
A 16 × 16 Cellular Neural Network Universal Chip: The First Complete Single-Chip Dynamic Computer Array with Distributed Memory and with Gray-Scale Input-Output
journal, January 1998
- Cruz, J. M.; Chua, L. O.
- Analog Integrated Circuits and Signal Processing, Vol. 15, Issue 3, p. 227-237
Electrical and Optical On-Chip Interconnects in Scaled Microprocessors
conference, January 2005
- Guoqing Chen, ; Haurylau, M.
- 2005 IEEE International Symposium on Circuits and Systems
Optical cellular processor architecture 1 : Principles
journal, January 1988
- Taboury, Jean; Wang, J. M.; Chavel, Pierre
- Applied Optics, Vol. 27, Issue 9
Cognitive computing building block: A versatile and efficient digital neuron model for neurosynaptic cores
conference, August 2013
- Cassidy, Andrew S.; Merolla, Paul; Arthur, John V.
- 2013 International Joint Conference on Neural Networks (IJCNN 2013 - Dallas), The 2013 International Joint Conference on Neural Networks (IJCNN)
Cognitive computing systems: Algorithms and applications for networks of neurosynaptic cores
conference, August 2013
- Esser, Steve K.; Andreopoulos, Alexander; Appuswamy, Rathinakumar
- 2013 International Joint Conference on Neural Networks (IJCNN 2013 - Dallas), The 2013 International Joint Conference on Neural Networks (IJCNN)
A digital neurosynaptic core using embedded crossbar memory with 45pJ per spike in 45nm
conference, September 2011
- Merolla, Paul; Arthur, John; Akopyan, Filipp
- 2011 IEEE Custom Integrated Circuits Conference - CICC 2011, 2011 IEEE Custom Integrated Circuits Conference (CICC)
Cognitive computing programming paradigm: A Corelet Language for composing networks of neurosynaptic cores
conference, August 2013
- Amir, Arnon; Datta, Pallab; Risk, William P.
- 2013 International Joint Conference on Neural Networks (IJCNN 2013 - Dallas), The 2013 International Joint Conference on Neural Networks (IJCNN)