Memory hierarchy using row-based compression

Title: Memory hierarchy using row-based compression

Full Record
Other Related Research

Abstract

A system includes a first memory and a device coupleable to the first memory. The device includes a second memory to cache data from the first memory. The second memory includes a plurality of rows, each row including a corresponding set of compressed data blocks of non-uniform sizes and a corresponding set of tag blocks. Each tag block represents a corresponding compressed data block of the row. The device further includes decompression logic to decompress data blocks accessed from the second memory. The device further includes compression logic to compress data blocks to be stored in the second memory.

Inventors:: Loh, Gabriel H.; O'Connor, James M.

Issue Date:: 2016-10-25

Research Org.:: Lawrence Livermore National Lab. (LLNL), Livermore, CA (United States)

Sponsoring Org.:: USDOE

OSTI Identifier:: 1330324

Patent Number(s):: 9,477,605

Application Number:: 13/939,377

Assignee:: Advanced Micro Devices, Inc. (Sunnyvale, CA) LLNL

DOE Contract Number:: AC52-07NA27344

Resource Type:: Patent

Resource Relation:: Patent File Date: 2013 Jul 11

Country of Publication:: United States

Language:: English

Subject:: 97 MATHEMATICS AND COMPUTING

Citation Formats


                    Loh, Gabriel H., and O'Connor, James M. Memory hierarchy using row-based compression.  United States: N. p., 2016. 
        Web.

Copy to clipboard


                    Loh, Gabriel H., & O'Connor, James M. Memory hierarchy using row-based compression.  United States.

Copy to clipboard


                    Loh, Gabriel H., and O'Connor, James M. Tue .  
        "Memory hierarchy using row-based compression".  United States.  https://www.osti.gov/servlets/purl/1330324.

Copy to clipboard


                    
@article{osti_1330324,

  title        = {Memory hierarchy using row-based compression},

  author       = {Loh, Gabriel H. and O'Connor, James M.},

  abstractNote = {A system includes a first memory and a device coupleable to the first memory. The device includes a second memory to cache data from the first memory. The second memory includes a plurality of rows, each row including a corresponding set of compressed data blocks of non-uniform sizes and a corresponding set of tag blocks. Each tag block represents a corresponding compressed data block of the row. The device further includes decompression logic to decompress data blocks accessed from the second memory. The device further includes compression logic to compress data blocks to be stored in the second memory.},

  doi          = {},

  journal      = {},
number       = ,

  volume       = ,

  place        = {United States},

  year         = {2016},

  month        = {10}

}

Copy to clipboard

Patent:

View Patent

Save / Share:

Export Metadata

Save to My Library

Similar records in DOE Patents and OSTI.GOV collections:

Generation-based memory synchronization in a multiprocessor system with weakly consistent memory accesses

Patent Ohmacht, Martin

In a multiprocessor system, a central memory synchronization module coordinates memory synchronization requests responsive to memory access requests in flight, a generation counter, and a reclaim pointer. The central module communicates via point-to-point communication. The module includes a global OR reduce tree for each memory access requesting device, for detecting memory access requests in flight. An interface unit is implemented associated with each processor requesting synchronization. The interface unit includes multiple generation completion detectors. The generation count and reclaim pointer do not pass one another.
Full Text Available
Generation-based memory synchronization in a multiprocessor system with weakly consistent memory accesses

Patent Ohmacht, Martin

In a multiprocessor system, a central memory synchronization module coordinates memory synchronization requests responsive to memory access requests in flight, a generation counter, and a reclaim pointer. The central module communicates via point-to-point communication. The module includes a global OR reduce tree for each memory access requesting device, for detecting memory access requests in flight. An interface unit is implemented associated with each processor requesting synchronization. The interface unit includes multiple generation completion detectors. The generation count and reclaim pointer do not pass one another.
Full Text Available
Content-addressable memory based enforcement of configurable policies

Patent Berg, Michael J

A monitoring device for monitoring transactions on a bus includes content-addressable memory ("CAM") and a response policy unit. The CAM includes an input coupled to receive a bus transaction tag based on bus traffic on the bus. The CAM stores data tags associated with rules of a security policy to compare the bus transaction tag to the data tags. The CAM generates an output signal indicating whether one or more matches occurred. The response policy unit is coupled to the CAM to receive the output signal from the CAM and to execute a policy action in response to the outputmore » signal.« less
Full Text Available
Cycle accurate and cycle reproducible memory for an FPGA based hardware accelerator

Patent Asaad, Sameh W. ; Kapur, Mohit

A method, system and computer program product are disclosed for using a Field Programmable Gate Array (FPGA) to simulate operations of a device under test (DUT). The DUT includes a device memory having a number of input ports, and the FPGA is associated with a target memory having a second number of input ports, the second number being less than the first number. In one embodiment, a given set of inputs is applied to the device memory at a frequency Fd and in a defined cycle of time, and the given set of inputs is applied to the target memorymore »« less
Full Text Available
Skyrmion based universal memory operated by electric current

Patent Zang, Jiadong ; Chien, Chia-Ling ; Li, Yufan ; ...

A method for generating a skyrmion, comprising: depositing a vertical metallic nanopillar electrode on a first side of a helimagnetic thin film, the helimagnetic thin film having a contact on a second side to provide a current drain; injecting a current through the vertical metallic nanopillar electrode to generate a rotating field; and applying a static upward magnetic field perpendicular to the helimagnetic thin film to maintain an FM phase background.
Full Text Available

Similar Records