Memory hierarchy using row-based compression
Abstract
A system includes a first memory and a device coupleable to the first memory. The device includes a second memory to cache data from the first memory. The second memory includes a plurality of rows, each row including a corresponding set of compressed data blocks of non-uniform sizes and a corresponding set of tag blocks. Each tag block represents a corresponding compressed data block of the row. The device further includes decompression logic to decompress data blocks accessed from the second memory. The device further includes compression logic to compress data blocks to be stored in the second memory.
- Inventors:
- Issue Date:
- Research Org.:
- Lawrence Livermore National Laboratory (LLNL), Livermore, CA (United States)
- Sponsoring Org.:
- USDOE
- OSTI Identifier:
- 1330324
- Patent Number(s):
- 9477605
- Application Number:
- 13/939,377
- Assignee:
- Advanced Micro Devices, Inc. (Sunnyvale, CA)
- Patent Classifications (CPCs):
-
G - PHYSICS G06 - COMPUTING G06F - ELECTRIC DIGITAL DATA PROCESSING
- DOE Contract Number:
- AC52-07NA27344
- Resource Type:
- Patent
- Resource Relation:
- Patent File Date: 2013 Jul 11
- Country of Publication:
- United States
- Language:
- English
- Subject:
- 97 MATHEMATICS AND COMPUTING
Citation Formats
Loh, Gabriel H., and O'Connor, James M. Memory hierarchy using row-based compression. United States: N. p., 2016.
Web.
Loh, Gabriel H., & O'Connor, James M. Memory hierarchy using row-based compression. United States.
Loh, Gabriel H., and O'Connor, James M. Tue .
"Memory hierarchy using row-based compression". United States. https://www.osti.gov/servlets/purl/1330324.
@article{osti_1330324,
title = {Memory hierarchy using row-based compression},
author = {Loh, Gabriel H. and O'Connor, James M.},
abstractNote = {A system includes a first memory and a device coupleable to the first memory. The device includes a second memory to cache data from the first memory. The second memory includes a plurality of rows, each row including a corresponding set of compressed data blocks of non-uniform sizes and a corresponding set of tag blocks. Each tag block represents a corresponding compressed data block of the row. The device further includes decompression logic to decompress data blocks accessed from the second memory. The device further includes compression logic to compress data blocks to be stored in the second memory.},
doi = {},
journal = {},
number = ,
volume = ,
place = {United States},
year = {2016},
month = {10}
}
Works referenced in this record:
Method for maintaining consistent states of a file system and for creating user-accessible read-only copies of a file system
patent, October 1998
- Hitz, David; Malcolm, Michael; Lau, James
- US Patent Document 5,819,292
Multi-processor computing system that employs compressed cache lines' worth of information and processor capable of use in said system
patent, August 2007
- Newburn, Chris J.; Huggahalli, Ram; Hum, Herbert
- US Patent Document 7,257,693
System and method for using a compressed main memory based on degree of compressibility
patent-application, February 2004
- Tremaine, Robert B.
- US Patent Application 10/213840; 20040030847
Compressed cache lines incorporating embedded prefetch history data
patent-application, December 2005
- Heil, Timothy Hume
- US Patent Application 10/857745; 20050268046
Adaptive cache compression system
patent-application, May 2006
- Wood, David A.; Alameldeen, Alaa R.
- US Patent Application 11/265975; 20060101206
Cache memory
patent-application, October 2008
- Croxford, Daren; Aldworth, Peter James
- US Patent Application 11/785140; 20080256303
Bus Attached Compressed Random Access Memory
patent-application, October 2009
- Abali, Bulent; Karidis, John P.; Lastras-Montano, Luis A>
- US Patent Application 12/098900; 20090254705
Dram Cache with Tags and Data Jointly Stored in Physical Rows
patent-application, May 2013
- Loh, Gabriel H.; Hill, Mark D.
- US Patent Application 13/307776; 20130138892